In this lecture we will discuss the two most common mistakes made when describing sequential circuit elements in VHDL. In particular, the structures that lead to undesired latches and combinational loops will be covered.