This lecture gives an introduction on how the functionality of VHDL modules is verified using appropriate testbenches and a simulator.