This lecture gives a first introduction to finite-state machines as digital circuits, their components and how they can look like in VHDL. It forms the basis for upcoming lectures on state machine modeling and implementation.