VHDL Delay Mechanisms

In this lecture we discuss the two commonly used pure and inertial delay models. We further introduce the support of VHDL for these two models via its delay mechanism.

Download Transcript