

Hardware Modeling [VU] (191.011)

– WS25 –

Synchronous Design Style

Guest Lecture by Prof. Steininger

WS 2025/26

Combinational Logic Gates

HWMod
WS25

Sync. Design

Gates

Combinational

Seq. Logic

Timing



Functions

Coordination

Timing Analysis

- Logic gates are the elementary blocks of a digital circuit (e.g. AND, OR, XOR)
- Gates without memory are called **combinational**
 - Outputs only depend on inputs (c.f. mathematical function like $\sin(x)$)
- We can express their functionality using a *truth table*
 - Enumerate all inputs and write down output

a	b
F	F
F	T
T	F
T	T




Sequential Logic Gates

HWMod
WS25

Sync. Design
Gates
Seq. Logic
Timing
Functions
Coordination
Timing Analysis

- Gates with a memory are called **sequential**
 - Output depends on inputs and **previous state**
 - ⇒ Expressed via truth table containing previous state or state diagram
- Prominent example: **flip-flop**
 - At each rising edge of the clock (CLK) the input data (D) is copied to the output (Q)
 - Between rising clock edges the output is stable
- Optional: (synchronous or asynchronous) reset input (RST)




CLK	D	Q_{old}	Q
↑	0	0	0
↑	0	1	0
↑	1	0	1
↑	1	1	1
0	X	0	0 (Q_{old})
0	X	1	1 (Q_{old})
1	X	0	0 (Q_{old})
1	X	1	1 (Q_{old})

Timing Conditions for Proper Operation of Gates

HWMod
WS25

Sync. Design
Gates
Seq. Logic
Timing
Functions
Coordination
Timing Analysis

- Real gates react to their inputs after their **propagation delay** (t_{pd})
- Before t_{pd} the output might **not** be valid
 - Output could be invalid voltage or make undesired transitions
- During the calculation of the output the inputs must be stable
 - After t_{pd} the output remains stable while the input does



Timing Conditions for Proper Operation of FFs

HWMod
WS25

Sync. Design

Gates

Seq. Logic


Timing

Functions

Coordination

Timing Analysis

- For the flip-flop the data input needs to be stable at the rising clock edge
 - Setup time t_{su} before / hold time t_h after the clock edge
 - Output changed after **clock-to-output** time (t_{co})



Building Functions from Gates

HWMod
WS25

Sync. Design

Gates

Seq. Logic


Timing

Functions

Coordination

Timing Analysis

- Larger functions are composed of many simple gates
 - Gates operate concurrently
 - Some gates will provide inputs for others
 - Each gate has an individual delay
 - How to ensure proper operation?
- ⇒ Requires coordination!



Coordination in Real Life

HWMod
WS25

Sync. Design

Gates

Seq. Logic

Timing

Functions

Coordination

Timing Analysis



The Orchestra's Coordination Principle

HWMod
WS25

Sync. Design

Gates

Seq. Logic

Timing

Functions

Coordination

Timing Analysis

- There is no global notion of time \Rightarrow the conductor introduces one
- Each musician knows their specific schedule
- A global plan ensures the desired result as a sum of all activities



Coordination in Synchronous Logic

HWMod
WS25

Sync. Design

Gates

Seq. Logic


Timing

Functions

Coordination

Timing Analysis

- We require a global notion of time
 - Global clock distributed over circuit \Rightarrow edges represent ticks of global time
 - Combinational gates cannot be controlled by a clock
- \Rightarrow We put flip-flops between them to
- capture gates' outputs at the right moment, and
 - keep gates' inputs stable sufficiently long enough



Assembly Line Optimization

HWMod
WS25

Sync. Design

Gates

Seq. Logic

Timing

Functions

Coordination

Timing Analysis



Timing the Assembly Line

HWMod
WS25

Sync. Design

Gates

Seq. Logic


Timing

Functions

Coordination

Timing Analysis

- Conveyor belt can only move once all machines are done
- Max. machine processing time \Rightarrow Min. time step between movements



Static Timing Analysis (STA)

HWMod
WS25

Sync. Design
Gates
Seq. Logic
Timing
Functions
Coordination
Timing Analysis

- In a synchronous design the circuit is partitioned into blocks through the insertion of flip-flops
- To identify the minimum clock period we use **static timing analysis** (STA)
 - Determine the signal delays through each block (take the slowest)
 - The longest of all such block delays is the **critical path**
 - After this delay even the slowest output is stable
 - We must also ensure stable flip-flop inputs around clock edges
- This critical path delay determines the minimum clock period
 - The maximum clock frequency is the inverse of this period
- For the best performance we choose our clock frequency close to the maximum from the STA

Static Timing Analysis Illustration

HWMod
WS25

Sync. Design

Gates


Seq. Logic

Timing

Functions

Coordination

Timing Analysis



Calculation Example


HWMod
WS25

Sync. Design
Gates
Seq. Logic
Timing
Functions
Coordination
Timing Analysis

What is the highest possible clock frequency f_{clk} ?

Flip-flop parameters: $t_{co} = t_{su} = 1ns$

$$T_{clk} = (14 + 1 + 1)ns \Rightarrow f_{clk} = T_{clk}^{-1} = (16ns)^{-1} = 62.5MHz$$



path	delay [ns]
$FF_A \rightarrow FF_X$	11

Benefits of Synchronous Design

HWMod
WS25

Sync. Design

Gates


Seq. Logic

Timing

Functions

Coordination

Timing Analysis



- Discretization of Time

- Concentrate on points in time where all inputs and outputs are stable

Issues with Synchronous Design

HWMod
WS25

Sync. Design

Gates

Seq. Logic

Timing

Functions

Coordination

Timing Analysis



- Clock distribution
 - Clock edges must arrive at all flip flops at (nearly) the same time

Lecture Complete!