

Hardware Modeling [VU] (191.011)

– WS25 –

Sequential Circuit Example: LFSR

Florian Huemer & Sebastian Wiedemann & Dylan Baumann


WS 2025/26

Example: 4-bit LFSR

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench




■ **Linear Feedback Shift Register**

Example: 4-bit LFSR

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench




- **Linear Feedback Shift Register**
- Chain of FFs (*shift-register*) fed by linear combination of its current state

Example: 4-bit LFSR

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench



- **Linear Feedback Shift Register**
- Chain of FFs (*shift-register*) fed by linear combination of its current state
- Pseudo-random sequence of bits

LFSR - Circuit Operation Principle


HWMod
WS25

LFSR

Operation

VHDL Design

Testbench



res_n 

clk 

o 

LFSR - Circuit Operation Principle


HWMod
WS25

LFSR

Operation

VHDL Design

Testbench



res_n 

clk 

o 

LFSR - Circuit Operation Principle



HWMod
WS25

LFSR

Operation

VHDL Design

Testbench



LFSR - Circuit Operation Principle


HWMod
WS25

LFSR

Operation

VHDL Design

Testbench



LFSR - Circuit Operation Principle


HWMod
WS25

LFSR

Operation

VHDL Design

Testbench



LFSR - Circuit Operation Principle


HWMod
WS25

LFSR

Operation

VHDL Design

Testbench



LFSR - Circuit Operation Principle


HWMod
WS25

LFSR

Operation

VHDL Design

Testbench



LFSR - Circuit Operation Principle


HWMod
WS25

LFSR

Operation

VHDL Design

Testbench




LFSR - VHDL Design

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench




```
1 entity lfsr is
2   port (
3     clk    : in  std_ulogic;
4     res_n  : in  std_ulogic;
5     o      : out std_ulogic
6   );
7 end entity;
```

LFSR - VHDL Design

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench



```
1 entity lfsr is
2   port (
3     clk      : in  std_ulogic;
4     res_n    : in  std_ulogic;
5     o        : out std_ulogic
6   );
7 end entity;
```


```
9 architecture arch of lfsr is
10   signal x : std_ulogic_vector(0 to 3);
11 begin
12
13
14
15
16
17
18
19
20
21
22
23
24 end architecture;
```

LFSR - VHDL Design

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench



```
1 entity lfsr is
2   port (
3     clk    : in  std_ulogic;
4     res_n  : in  std_ulogic;
5     o      : out std_ulogic
6   );
7 end entity;
```


```
9 architecture arch of lfsr is
10   signal x : std_ulogic_vector(0 to 3);
11 begin
12
13
14
15
16
17
18
19
20
21
22
23
24 end architecture;
```

LFSR - VHDL Design

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench



```
1 entity lfsr is
2   port (
3     clk    : in  std_ulogic;
4     res_n  : in  std_ulogic;
5     o      : out std_ulogic
6   );
7 end entity;
```


```
9 architecture arch of lfsr is
10   signal x : std_ulogic_vector(0 to 3);
11 begin
12   sync : process(clk, res_n)
13   begin
14     if res_n = '0' then
15
16     elsif rising_edge(clk) then
17
18
19
20
21     end if;
22   end process;
23
24 end architecture;
```

LFSR - VHDL Design

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench



```
1 entity lfsr is
2   port (
3     clk    : in  std_ulogic;
4     res_n  : in  std_ulogic;
5     o      : out std_ulogic
6   );
7 end entity;
```


```
9 architecture arch of lfsr is
10   signal x : std_ulogic_vector(0 to 3);
11 begin
12   sync : process(clk, res_n)
13   begin
14     if res_n = '0' then
15
16     elsif rising_edge(clk) then
17
18
19
20
21     end if;
22   end process;
23
24 end architecture;
```

LFSR - VHDL Design

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench



```
1 entity lfsr is
2   port (
3     clk    : in  std_ulogic;
4     res_n  : in  std_ulogic;
5     o      : out std_ulogic
6   );
7 end entity;
```


```
9 architecture arch of lfsr is
10   signal x : std_ulogic_vector(0 to 3);
11 begin
12   sync : process(clk, res_n)
13   begin
14     if res_n = '0' then
15       x <= (0 => '1', others => '0');
16     elsif rising_edge(clk) then
17
18
19
20
21       end if;
22   end process;
23
24 end architecture;
```

LFSR - VHDL Design

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench



```
1 entity lfsr is
2   port (
3     clk    : in  std_ulogic;
4     res_n  : in  std_ulogic;
5     o      : out std_ulogic
6   );
7 end entity;
```


```
9 architecture arch of lfsr is
10   signal x : std_ulogic_vector(0 to 3);
11 begin
12   sync : process(clk, res_n)
13   begin
14     if res_n = '0' then
15       x <= (0 => '1', others => '0');
16     elsif rising_edge(clk) then
17       x(0) <= x(2) xor x(3);
18       x(1) <= x(0);
19       x(2) <= x(1);
20       x(3) <= x(2);
21     end if;
22   end process;
23
24 end architecture;
```

LFSR - VHDL Design

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench



```
1 entity lfsr is
2   port (
3     clk    : in  std_ulogic;
4     res_n  : in  std_ulogic;
5     o      : out std_ulogic
6   );
7 end entity;
```

```
9 architecture arch of lfsr is
10   signal x : std_ulogic_vector(0 to 3);
11 begin
12   sync : process(clk, res_n)
13   begin
14     if res_n = '0' then
15       x <= (0 => '1', others => '0');
16     elsif rising_edge(clk) then
17       x(0) <= x(2) xor x(3);
18       x(1) <= x(0);
19       x(2) <= x(1);
20       x(3) <= x(2);
21     end if;
22   end process;
23   o <= x(3);
24 end architecture;
```

LFSR - Testbench

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench

```
1 architecture bench of lfsr_tb is
2   signal clk : std_ulogic;
3   signal res_n : std_ulogic;
4   signal o : std_ulogic;
5
6
7
8 begin
9
10  uut : entity work.lfsr
11    port map (
12      clk => clk,
13      res_n => res_n,
14      o => o
15    );
```

LFSR - Testbench

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench

```
1 architecture bench of lfsr_tb is
2   signal clk : std_ulogic;
3   signal res_n : std_ulogic;
4   signal o : std_ulogic;
5
6
7
8 begin
9
10  uut : entity work.lfsr
11    port map (
12      clk => clk,
13      res_n => res_n,
14      o => o
15    );
```

LFSR - Testbench

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench

```
1 architecture bench of lfsr_tb is
2   signal clk : std_ulogic;
3   signal res_n : std_ulogic;
4   signal o : std_ulogic;
5
6   constant CLK_PERIOD : time := 10 ns;
7   signal stop_clk : boolean := false;
8 begin
9
10  uut : entity work.lfsr
11  port map (
12    clk => clk,
13    res_n => res_n,
14    o => o
15  );
```

LFSR - Testbench

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench

```
1 architecture bench of lfsr_tb is
2   signal clk : std_ulogic;
3   signal res_n : std_ulogic;
4   signal o : std_ulogic;
5
6   constant CLK_PERIOD : time := 10 ns;
7   signal stop_clk : boolean := false;
8 begin
9
10  uut : entity work.lfsr
11  port map (
12    clk => clk,
13    res_n => res_n,
14    o => o
15  );
```

LFSR - Testbench

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench

```
1 architecture bench of lfsr_tb is
2   signal clk : std_ulogic;
3   signal res_n : std_ulogic;
4   signal o : std_ulogic;
5
6   constant CLK_PERIOD : time := 10 ns;
7   signal stop_clk : boolean := false;
8 begin
9
10  uut : entity work.lfsr
11  port map (
12    clk => clk,
13    res_n => res_n,
14    o => o
15  );
```

LFSR - Testbench

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench

```
1 architecture bench of lfsr_tb is
2   signal clk : std_ulogic;
3   signal res_n : std_ulogic;
4   signal o : std_ulogic;
5
6   constant CLK_PERIOD : time := 10 ns;
7   signal stop_clk : boolean := false;
8 begin
9
10  uut : entity work.lfsr
11  port map (
12    clk => clk,
13    res_n => res_n,
14    o => o
15  );
```

```
1  clkgen : process
2  begin
3    while not stop_clk loop
4      clk <= '0';
5      wait for 0.5*CLK_PERIOD;
6      clk <= '1';
7      wait for 0.5*CLK_PERIOD;
8    end loop;
9    wait;
10 end process;
```

LFSR - Testbench

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench

```
1 architecture bench of lfsr_tb is
2   signal clk : std_ulogic;
3   signal res_n : std_ulogic;
4   signal o : std_ulogic;
5
6   constant CLK_PERIOD : time := 10 ns;
7   signal stop_clk : boolean := false;
8 begin
9
10  uut : entity work.lfsr
11  port map (
12    clk => clk,
13    res_n => res_n,
14    o => o
15  );
```

```
1  clkgen : process
2  begin
3    while not stop_clk loop
4      clk <= '0';
5      wait for 0.5*CLK_PERIOD;
6      clk <= '1';
7      wait for 0.5*CLK_PERIOD;
8    end loop;
9    wait;
10 end process;
```

LFSR - Testbench

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench

```
1 architecture bench of lfsr_tb is
2   signal clk : std_ulogic;
3   signal res_n : std_ulogic;
4   signal o : std_ulogic;
5
6   constant CLK_PERIOD : time := 10 ns;
7   signal stop_clk : boolean := false;
8 begin
9
10  uut : entity work.lfsr
11  port map (
12    clk => clk,
13    res_n => res_n,
14    o => o
15  );
```

```
1  clkgen : process
2  begin
3    while not stop_clk loop
4      clk <= '0';
5      wait for 0.5*CLK_PERIOD;
6      clk <= '1';
7      wait for 0.5*CLK_PERIOD;
8    end loop;
9    wait;
10 end process;
```

LFSR - Testbench

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench

```
1 architecture bench of lfsr_tb is
2   signal clk : std_ulogic;
3   signal res_n : std_ulogic;
4   signal o : std_ulogic;
5
6   constant CLK_PERIOD : time := 10 ns;
7   signal stop_clk : boolean := false;
8 begin
9
10  uut : entity work.lfsr
11  port map (
12    clk => clk,
13    res_n => res_n,
14    o => o
15  );
```

```
1  clkgen : process
2  begin
3    while not stop_clk loop
4      clk <= '0';
5      wait for 0.5*CLK_PERIOD;
6      clk <= '1';
7      wait for 0.5*CLK_PERIOD;
8    end loop;
9    wait;
10 end process;
```

LFSR - Testbench

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench

```
1 architecture bench of lfsr_tb is
2   signal clk : std_ulogic;
3   signal res_n : std_ulogic;
4   signal o : std_ulogic;
5
6   constant CLK_PERIOD : time := 10 ns;
7   signal stop_clk : boolean := false;
8 begin
9
10  uut : entity work.lfsr
11  port map (
12    clk => clk,
13    res_n => res_n,
14    o => o
15  );
```

```
1  clkgen : process
2  begin
3    while not stop_clk loop
4      clk <= '0';
5      wait for 0.5*CLK_PERIOD;
6      clk <= '1';
7      wait for 0.5*CLK_PERIOD;
8    end loop;
9    wait;
10 end process;
11
12 stimulus : process
13 begin
14   res_n <= '0';
15   wait until rising_edge(clk);
16   wait until rising_edge(clk);
17   res_n <= '1';
18   wait for 6*CLK_PERIOD;
19   stop_clk <= true;
20   wait;
21 end process;
```

LFSR - Testbench

HWMod
WS25

LFSR

Operation
VHDL Design
Testbench

```
1 architecture bench of lfsr_tb is
2   signal clk : std_ulogic;
3   signal res_n : std_ulogic;
4   signal o : std_ulogic;
5
6   constant CLK_PERIOD : time := 10 ns;
7   signal stop_clk : boolean := false;
8 begin
9
10  uut : entity work.lfsr
11  port map (
12    clk => clk,
13    res_n => res_n,
14    o => o
15  );
```

```
1  clkgen : process
2  begin
3    while not stop_clk loop
4      clk <= '0';
5      wait for 0.5*CLK_PERIOD;
6      clk <= '1';
7      wait for 0.5*CLK_PERIOD;
8    end loop;
9    wait;
10 end process;
11
12 stimulus : process
13 begin
14   res_n <= '0';
15   wait until rising_edge(clk);
16   wait until rising_edge(clk);
17   res_n <= '1';
18   wait for 6*CLK_PERIOD;
19   stop_clk <= true;
20   wait;
21 end process;
```

Lecture Complete!