

Hardware Modeling [VU] (191.011)

– WS25 –

Vectors and Bit String Literals (IEEE 1164)



Florian Huemer & Sebastian Wiedemann & Dylan Baumann

WS 2025/26

Recall: 9-valued Logic and Resolution Functions

HWMod
WS25

IEEE 1164
Vectors
IEEE 1164 Recap
Operators
Vector Types
Conclusion

- Boolean logic cannot express different driver strengths
- ⇒ Nine valued logic and resolution of conflicts
- Standardized in IEEE 1164 and implemented in `std_logic_1164` package
 - *Unresolved*: `std_ulogic`  Single driver per signal
 - *Resolved*: `std_logic`  Multiple drivers per signal
- What about...
 - operations on these types?
 - multi-bit signals?
- And when do you use which?

Logical Operators

HWMod
WS25

IEEE 1164
Vectors
IEEE 1164 Recap
Operators
Vector Types
Conclusion

- Common logical operators are defined for `std_ulogic`
 - NOT, AND, OR, XOR, NAND, NOR, XNOR
- Must respect different semantics of different values
 - Example: 'L' `and` '1' must yield '0'
- Implemented by simple lookup tables
Example: `and` operator

- The standard also defines arrays of the new types, called vectors

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; IEEE SA  
OPEN  
subtype std_logic_vector is (resolved) std_ulogic_vector; IEEE SA  
OPEN
```

- Vectors can be assigned *bit string literals*
 - Concise encoding of strings in different numeral systems
 - Base specifiers: **b**inary, **h**exadecimal, **o**ctal, **d**ecimal
 - Optional integer length can be given \Rightarrow “signed” specifiers: **sb**, **sx**, **so**

std_[u]logic_vector Logical Operators

HWMod
WS25

IEEE 1164
Vectors
IEEE 1164 Recap
Operators
Vector Types
Bit Strings
Operators
Conclusion

- Common logical operators are defined in a bit-wise manner for `std_ulogic_vector` / `std_logic_vector`
 - Length of both arguments and the return value are equal
 - Example: "UX0011" and "01X0LW" = "0X000X"
- Shift operators: `sll`, `srl`
 - Examples: "1101" `sll` 2 = "0100", "1101" `srl` 2 = "0011"
- Rotate operators: `rol`, `ror`
 - Example: "1101" `rol` 2 = "0111", "1101" `ror` 2 = "1110"
- Conversion functions
 - From and to `bit_vector`
 - To differently encoded strings:
`to_bstring`, `to_ostring`, `to_hstring`

- When should which type be used?
- Use unresolved types whenever modelled circuit has a single driver
 - Allow tools to detect undesired multiple drivers
- Most tool generated code and resources use the resolved types
 - VHDL 1993 required unpleasant type casts
 - Just using `std_logic_vector` hides undesired multiple drivers
 - `std_logic_vector` subtype of `std_ulogic_vector` since VHDL 2008

Lecture Complete!