LIEEE 1164 Package



In this lecture, we will introduce the <code>std_logic_1164</code> package, that implements the IEEE 1164 standard. It contains the types that are virtually always used when describing hardware in VHDL.




IEEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators

Hardware Modeling [VU] (191.011) - WS24 IEEE 1164 Package

Florian Huemer & Sebastian Wiedemann & Dylan Baumann

WS 2024/25

☐IEEE 1164 Package ☐Motivation ☐Motivation | Wired-AND




Before we start our discussion about the additional types the package introduces, let us consider two examples that stress the need for them. The first one is a bus with wired AND topology. This can, for instance, be found in the I^2C protocol. The figure on the slide shows a schematic of such a circuit.

Motivation | Wired-AND


HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators

■ Example: Wired-AND circuit




└─IEEE 1164 Package └─Motivation └─Motivation | Wired-AND




The pullup resistor ensures that the bus line exhibits a valid logical value at all times, by connecting it to the voltage corresponding to a logical high.

- HWMod WS24
- Motivation
 Standard
 VHDL Types
 Resolution
 Operators
 Vector Types
- Example: Wired-AND circuit
- lacktriangle A pullup resistor pulls bus to HIGH when none of the transistors is active




☐IEEE 1164 Package ☐Motivation ☐Motivation | Wired-AND



When a bus participant wants to transmit a logical low, it sets the input voltage of its respective bus driver to low, which will effectively pull the bus voltage to ground, overriding the pullup resistor. Since the bus exhibits a logical low whenever any of the bus driver inputs is set to low, this type of connection leads to an AND behavior.

- HWMod WS24
- EEE 1164


 Motivation
 Standard
 VHDL Types
 Resolution
 Operators
 Vector Types
- Example: Wired-AND circuit
- \blacksquare A pullup resistor pulls bus to HIGH when none of the transistors is active
- \blacksquare Setting one of the inputs in_1, \ldots, in_x to LOW overrides the pullup



─IEEE 1164 Package
 └─Motivation
 └─**Motivation** | **Wired-AND**

Now assume you are to model this circuit using VHDL. How would you do it?

- HWMod WS24
- EEE 1164
 Motivation
- Motivation
 Standard
 VHDL Types
 Resolution
 Operators
 Vector Types
 Conclusion
- Example: Wired-AND circuit
- lacktriangle A pullup resistor pulls bus to HIGH when none of the transistors is active
- \blacksquare Setting one of the inputs in_1, \dots, in_x to LOW overrides the pullup
 - How can we model this overriding behavior?




-IEEE 1164 Package -Motivation Motivation | Wired-AND



We clearly cannot use the basic Boolean type and encode the desired circuit behavior - we would just end up describing an AND gate since Boolean logic has no concept of driving strength. Therefore, what we need is a means to model this property of an acitvely driven signal. In particular, we need the weak logical high provided by the pullup resistor, and the strong logical low provided by the bus drivers.

- **HWMod WS24**
- Example: Wired-AND circuit
- lacktriangle A pullup resistor pulls bus to HIGH when none of the transistors is active
- \blacksquare Setting one of the inputs in_1, \dots, in_x to LOW overrides the pullup
 - How can we model this overriding behavior?
 - ⇒ To encode this we require more than Boolean values!



☐ IEEE 1164 Package
☐ Motivation
☐ Motivation | Tri-State Buffer

Another example: tri-state buffer




Our second example for the shortcomings of Boolean logic for describing hardware is a *tri-state* buffer. This special kind of buffer circuit, shown on the slide, has two states, controlled via the enable signal, referred to as en.

Motivation | Tri-State Buffer



Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types

■ Another example: tri-state buffer



☐ IEEE 1164 Package ☐ Motivation ☐ Motivation | Tri-State Buffer




If the enable signal is high, the buffer will be transparent. This means that it will simply propagate the logical values applied at its input to its output.

Motivation | Tri-State Buffer



Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types

- Another example: tri-state buffer
- Depending on *en* buffer is either
 - transparent: in propagated to out






However, if the buffer is disabled, it will be in a so-called high-impedance state. In this state the buffer input is not connected to the output, allowing the output to be overridden by active drivers.

Motivation | Tri-State Buffer

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types

- Another example: *tri-state* buffer
- Depending on *en* buffer is either
 - transparent: in propagated to out
 - *disabled*: high impedance at $out \Rightarrow$ overriding by active driver possible



Another example: of state buffer
 Depending on as buffer is other
 strange-are: propagated to micro strange-are: propagated to micro strange-are: propagated to micro strange-are: propagated to micro We cannot model this with Boden values above!


Similar to the wired AND-topology, this can be used to build a bus that is shared by multiple participants. However, as before, we face the problem that Boolean logic is not expressive enough to model this additional high-impedance state.

Motivation | Tri-State Buffer

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types

- Another example: *tri-state* buffer
- Depending on *en* buffer is either
 - transparent: in propagated to out
 - *disabled*: high impedance at $out \Rightarrow$ overriding by active driver possible
 - ⇒ We cannot model this with Boolean values alone!



At this point, you might recall the nine-valued logic from the Digital Design lecture. Instead of the typical Boolean low and high values, this special logic comes with values for different driver strength and impedance, as well as values useful for simulation and synthesis.

The IEEE std_logic_1164 package





Motivation
Standard
Package
Value System
VHDL Types
Resolution
Operators
Vector Types

- Recall from *Digital Design* lecture: 9-valued logic
 - Contains values for different driver strength / impedance
 - Also values useful for simulation and synthesis

Recall from Digital Design lecture: 9-valued logic
Contains values for different driver strength / impedance
Also values useful for simulation and synthesis
REEE 1164 standard for VPDL

The IEEE standardized this special value system for VHDL in the 1164 standard in 1993.

The IEEE std_logic_1164 package







- Recall from *Digital Design* lecture: 9-valued logic
 - Contains values for different driver strength / impedance
 - Also values useful for simulation and synthesis
 - IEEE 1164 standard for VHDL

In addition to defining it, the IEEE also provides an open-source implementation of this standard in the form of the std_logic_1164 package. You can have a look at this implementation by clicking the icon on the slide.

The IEEE std_logic_1164 package



HWMod WS24

Motivation
Standard
Package
Value System
VHDL Types
Resolution
Operators
Vector Types

- Recall from *Digital Design* lecture: 9-valued logic
 - Contains values for different driver strength / impedance
 - Also values useful for simulation and synthesis
 - IEEE 1164 standard for VHDL
- Implemented in the std_logic_1164 package 55%

```
└─IEEE 1164 Package

└─Standard

└─The IEEE std_logic_1164 package
```

■ Recall from Digital Design lecture: 9-valued logic
■ Contains values for different driver strength / impedanc
■ Also values useful for simulation and symbols
■ IEEE 1164 standard for VMDL
■ Implemented in the ± ± 1, orgic_1164 package 60
■ Must be imported via
■ Library i every

Note that, similar to including some standard C header file, or a Java module, the respective library and the package must be imported before you have access to the additional functionality. As shown on the slide, this first requires to import the IEEE library and then the particular required package of this library.

The IEEE std_logic_1164 package



HWMod WS24

EEE 1164
Motivation
Standard
Package
Value System
VHDL Types
Resolution
Operators

- Recall from *Digital Design* lecture: 9-valued logic
 - Contains values for different driver strength / impedance
 - Also values useful for simulation and synthesis
 - IEEE 1164 standard for VHDL
- Implemented in the std_logic_1164 package 558
- Must be imported via

```
library ieee;
use ieee.std_logic_1164.all;
```

```
☐IEEE 1164 Package
    -Standard
      -The IEEE std_logic_1164 package
```

```
Recall from Digital Design lecture: 9-valued logic

© Contains values for different driver strength / impa

■ Also values useful for simulation and synthesis

■ IEEE 1164 standard for VHDL
```

- mplemented in the std logic 1164 package ##

After such an import, you essentially gain access to two new types: std_ulogic and std_logic, as well as to operations defined for them. While the two types are named similarly, will see shortly that they actually behave quite different from another. We coin these different behaviors as unresolved and resolved.

The IEEE std_logic_1164 package



HWMod WS24

- Recall from *Digital Design* lecture: 9-valued logic
 - Contains values for different driver strength / impedance
 - Also values useful for simulation and synthesis
 - IEEE 1164 standard for VHDL
- Implemented in the std logic 1164 package 558
- Must be imported via

```
library ieee;
use ieee.std_logic_1164.all;
```

- Essentially introduces two new, 9-valued, types:
 - Unresolved std ulogic Weath
 - Resolved std logic **STEN**





Before we continue with the specifics of the two types, let us briefly introduce the nine values which std_ulogic and std_logic share, as well as the example uses cases the standard mentions for them.

IEEE 1164 Value System



HWMod WS24

Motivation
Standard
Package
Value System
VHDL Types
Resolution
Operators
Vector Types

Value	Name	Example Use Case





The uninitialized state, $'\ U'$, can be used to detect signals that have not been changed since the simulation start. Per default, all instances of the std_logic and std_logic types are initialized to this value.

IEEE 1164 Value System



HWMod WS24

Motivation
Standard
Package
Value System
VHDL Types
Resolution
Operators
Vector Types

V	/alue	Name	Example Use Case
′	U'	Uninitialized State	Used as default value

The value 'x' is used to express conflicting drivers or errors that prevent the simulator from determining one of the other eight values. An example is the case of multiple drivers of the same strength applying different values to the same signal. Since the drivers are of equal strength, none will dominate the other one and the resulting value is thus unknown.

IEEE 1164 Value System



HWMod WS24

Motivation
Standard
Package
Value System
VHDL Types
Resolution
Operators
Vector Types

Value	Name	Example Use Case
'U'	Uninitialized State	Used as default value
'X'	Strong Unknown	Bus contention, error condition



The standard defines rine values and example use cases

| Value | Name | Sample blac Case |

"UP | Uninitialized State | Line 4 as default value |

"2" | Strong Liftowan | Sample State |

"2" | Strong Liftowan | Sample State |

"2" | Strong HGIH | Achieve driver to LOW |

"2" | Strong HGIH | Achieve driver to HGIH |

The values '0' and '1' reflect the classic Boolean logic values.

IEEE 1164 Value System



HWMod WS24

Motivation
Standard
Package
Value System
VHDL Types
Resolution
Operators
Vector Types

Value	Name	Example Use Case
'U'	Uninitialized State	Used as default value
'X'	Strong Unknown	Bus contention, error condition
′0′	Strong LOW	Active driver to LOW
11'	Strong HIGH	Active driver to HIGH





The value 'Z' is associated to a high impedance. It is of use in cases like the initial tri-state buffer example.

IEEE 1164 Value System



HWMod WS24

Motivation
Standard
Package
Value System
VHDL Types
Resolution
Operators
Vector Types

Value	Name	Example Use Case
'U'	Uninitialized State	Used as default value
'X'	Strong Unknown	Bus contention, error condition
′0′	Strong LOW	Active driver to LOW
11'	Strong HIGH	Active driver to HIGH
'Z'	High Impedance	Tri-state buffer output



standard defines nine values and example use cases			
Value Name Example Use Case			
	101	Uninitialized State	Used as default value
	'x'	Strong Unknown	Bus contention, error condition
	101	Strong LOW	Active driver to LOW
- 6		Strong HIGH	Active driver to HIGH
	121	High Impedance	Tri-state buffer output
	181	Weak Unknown	Bus terminator
	'L'	Weak LOW	Pull down resistor
- 1	181	Weak HIGH	Pull up resistor

Furthermore, there are the weak unknown, low, and high values, referred to as 'w', 'L' respectively 'H'. These values are used to model different driver strengths, therefore allowing to express overriding behavior as required in the initial wired AND example.

IEEE 1164 Value System



HWMod WS24

Motivation
Standard
Package
Value System
VHDL Types
Resolution
Operators

Value	Name	Example Use Case
'U'	Uninitialized State	Used as default value
'X'	Strong Unknown	Bus contention, error condition
′0′	Strong LOW	Active driver to LOW
11'	Strong HIGH	Active driver to HIGH
'Z'	High Impedance	Tri-state buffer output
'W'	Weak Unknown	Bus terminator
'L'	Weak LOW	Pull down resistor
'H'	Weak HIGH	Pull up resistor

└─IEEE 1164 Package └─Standard └─IEEE 1164 Value System

Value	Name	Example Use Case
101	Uninitialized State	Used as default value
'x'	Strong Unknown	Bus contention, error condition
101	Strong LOW	Active driver to LOW
121	Strong HIGH	Active driver to HIGH
'2'	High Impedance	Tri-state buffer output
181	Weak Unknown	Bus terminator
'L'	Weak LOW	Pull down resistor
181	Weak HIGH	Pull up resistor
	Don't care	Useful for synthesis and modeling

Finally, the standard also defines a don't care value, referred to via a '-' symbol. This is useful in cases where not all inputs, or states, of the modelled circuit can actually occur, allowing the synthesis tool to perform some optimizations. Let us now look at the types provided by the std_logic_1164 package.

IEEE 1164 Value System



HWMod WS24

EEE 1164
Motivation
Standard
Package
Value System
VHDL Types
Resolution
Operators

Value	Name	Example Use Case
'U'	Uninitialized State	Used as default value
'X'	Strong Unknown	Bus contention, error condition
′0′	Strong LOW	Active driver to LOW
11'	Strong HIGH	Active driver to HIGH
'Z'	High Impedance	Tri-state buffer output
'W'	Weak Unknown	Bus terminator
'L'	Weak LOW	Pull down resistor
'H'	Weak HIGH	Pull up resistor
' _ '	Don't care	Useful for synthesis and modeling

└─IEEE 1164 Package └─VHDL Types └─IEEE 1164 std_ulogic Type

First we will discuss the <code>std_ulogic</code> type. In principle, this type is nothing more than an enumeration type consisting of the previously mentioned nine values. Observe how the value U is the enum's first value, leading to the mentioned default initialization.

IEEE 1164 std_ulogic Type

HWMod WS24

Motivation
Standard
VHDL Types
std_ulogic
std_logic
Resolution
Operators

```
type std_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-');
```


As we stated before, the std_ulogic type is *unresolved*, hence the u in its name. This means, that signals of this type only permit a **single** driver.

IEEE 1164 std_ulogic Type

HWMod WS24

Motivation
Standard
VHDL Types
std_ulogic
std_logic
Resolution
Operators
Vector Types

Simple enumeration type with nine values

```
type std_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-');
```

■ Unresolved: Only supports signals with single driver

└─IEEE 1164 Package └─VHDL Types └─IEEE 1164 std_ulogic Type

Multiple drivers are detected and reported (during elaboration)

A violation of this, meaning multiple drivers for a single signals, will be detected by simulators and reported when elaborating VHDL code.

IEEE 1164 std_ulogic Type

HWMod WS24

Motivation
Standard
VHDL Types
std.ulogic
std.logic
Resolution
Operators
Vector Types

```
type std_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-');
```

- Unresolved: Only supports signals with single driver
- Multiple drivers are detected and reported (during elaboration)



To illustrate this, consider the example on the slide where two drivers share a std_ulogic signal x.


IEEE 1164 std_ulogic Type

HWMod WS24

Motivation
Standard
VHDL Types
std_ulogic
std_logic
Resolution
Operators
Vector Types

```
type std_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-');
```

- Unresolved: Only supports signals with single driver
- Multiple drivers are detected and reported (during elaboration)



☐IEEE 1164 Package
☐VHDL Types
☐IEEE 1164 std_ulogic Type



In VHDL this would correspond to a signal x of type std_ulogic being declared first, which will then be shared by the drivers.

IEEE 1164 std_ulogic Type


HWMod WS24

Motivation
Standard
VHDL Types
std.ulogic
std.logic
Resolution
Operators
Vector Types

```
type std_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-');
```

- Unresolved: Only supports signals with single driver
- Multiple drivers are detected and reported (during elaboration)

```
1 signal x : std_ulogic;
```





■ Simple enumeration type with nine values

pre **d_c_loss_1 = (pre **pre **pre

Said drivers could be implemented as distinct processes, as shown on the slide.

IEEE 1164 std_ulogic Type


HWMod WS24

■ Simple enumeration type with nine values

```
type std_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-');
```

- Unresolved: Only supports signals with single driver
- Multiple drivers are detected and reported (during elaboration)

```
1 signal x : std_ulogic;
2 [...]
3 driver1 : process(all) is
4  [...]
5  x <= value1;
6 end process;
7 driver2 : process(all) is
8  [...]
9  x <= value2;
10 end process;</pre>
```



Motivation
Standard
VHDL Types
std_ulogic
std_logic
Resolution
Operators

```
└─IEEE 1164 Package

└─VHDL Types

└─IEEE 1164 std_ulogic Type
```



Note how both of the processes contain an assignment to \mathbf{x} , thus resulting in conflicting drivers.

IEEE 1164 std_ulogic Type

HWMod WS24

EEE 1164


Motivation
Standard

VHDL Types
std_ulogic
std_logic
Resolution
Operators

```
type std_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-');
```

- Unresolved: Only supports signals with single driver
- Multiple drivers are detected and reported (during elaboration)

```
1 signal x : std_ulogic;
2 [...]
3 driver1 : process(all) is
4   [...]
5   x <= value1;
6 end process;
7 driver2 : process(all) is
8   [...]
9   x <= value2;
10 end process;</pre>
```



```
☐IEEE 1164 Package
☐VHDL Types
☐IEEE 1164 std_ulogic Type
```



If you were now to try simulating this circuit, you would observe that the simulator produces an error like the one shown on the bottom of the slide. As mentioned, the reason is of course that a signal of type <code>std_ulogic</code> does not allow multiple drivers.

IEEE 1164 std_ulogic Type

HWMod WS24

■ Simple enumeration type with nine values

```
type std_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-');
```

- Unresolved: Only supports signals with single driver
- Multiple drivers are detected and reported (during elaboration)

```
1 signal x : std_ulogic;
2 [...]
3 driver1 : process(all) is
4   [...]
5   x <= value1;
6   end process;
7 driver2 : process(all) is
8   [...]
9   x <= value2;
10 end process;
[...]: error: too many drivers for signal "x"</pre>
```

IEEE 1164
Motivation
Standard
VHDL Types
std.ulogic

[...].

Į.

└─IEEE 1164 Package └─VHDL Types └─IEEE 1164 std_logic Type

■ Special subtype of std_ulogic subtype std_logic is resolved std_ulogicy ■5

Let us now come to the resolved pendant of the std_ulogic type, namely std_logic . As shown on the slide, this type is a special subtype of std_ulogic .

IEEE 1164 std_logic Type



EEE 1164 Motivation Standard VHDL Types stdulogic Resolution Operators Vector Types ■ Special subtype of std_ulogic

subtype std_logic is resolved std_ulogic;

```
└─IEEE 1164 Package

└─VHDL Types

└─IEEE 1164 std_logic Type
```

■ Special subtype of atd_ulogic subtype std_logic is resolved std_ulogicy 型

Note that the subtype declaration clearly shows that std_logic comprises all values of std_ulogic.

IEEE 1164 std_logic Type

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
std.ulogic
std.logic
Resolution
Operators
Vector Types

- Special subtype of std_ulogic
 - subtype std_logic is resolved std_ulogic;
- std_logic has the same nine values as std_ulogic

```
└─IEEE 1164 Package

└─VHDL Types

└─IEEE 1164 std_logic Type
```

- Special subtype of std_ulogic
 - std_logic has the same nine values as std_ulogic
 Allows multiple drivers (e.g., wired-AND, tri-state bus, etc.)

As already mentioned before, main difference between <code>std_ulogic</code> and <code>std_logic</code> is how the simulator will handle multiple drivers to a signal of the respective type. Whereas <code>std_ulogic</code> does only permit a single driver and leads to an error whenever this is violated, <code>std_logic</code> allows modelling multiple drivers for the same signal as needed by the wired AND and tri-state examples.

IEEE 1164 std_logic Type

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
std.ulogic
std.logic
Resolution
Operators
Vector Types

- Special subtype of std_ulogic
 - subtype std_logic is resolved std_ulogic;
- std_logic has the same nine values as std_ulogic
- Allows **multiple** drivers (e.g., wired-AND, tri-state bus, etc.)

```
LIEEE 1164 Package
  └─VHDL Types
      -IEEE 1164 std_logic Type
```

- Special subtype of atd_ulogic

 - Allows multiple drivers (e.g., wired-AND, tri-state bus, etc.)

 Changing the type of signal x in the previous example does not result in the observed error

Recall the example from the previous slide. If you changed the type of the shared signal x to std_logic, the simulator would not produce the shown error.

IEEE 1164 std_logic Type

HWMod WS24

- Special subtype of std_ulogic
 - subtype std_logic is resolved std_ulogic;
- std_logic has the same nine values as std_ulogic
- Allows **multiple** drivers (e.g., wired-AND, tri-state bus, etc.)
- Changing the type of signal x in the previous example does not result in the observed error

☐IEEE 1164 Package ☐VHDL Types ☐IEEE 1164 std_logic Type

■ Special subtype of std_ulogic

- lands has the same pice values as and allowing
- Allows multiple drivers (e.g., wired-AND, tri-state bus, etc.)

 Changing the type of signal x in the previous example does not result in the observed error
- the observed error
 There are still multiple drivers ⇒ What value will × exhibit?

However, the issue of multiple drivers obviously still exists. So, how is this handled with std_logic ? And what value will x have in the case of conflicting drivers?

IEEE 1164 std_logic Type

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
stdulogic
stdulogic
Resolution
Operators
Vector Types

■ Special subtype of std_ulogic

subtype std_logic is resolved std_ulogic;

- std_logic has the same nine values as std_ulogic
- Allows multiple drivers (e.g., wired-AND, tri-state bus, etc.)
- Changing the type of signal x in the previous example does not result in the observed error
 - There are still multiple drivers ⇒ What value will x exhibit?

```
☐IEEE 1164 Package
☐VHDL Types
☐IEEE 1164 std_logic Type
```

B Special subtype of std_ulogic

substance std_unit is substance std_ulogic std

std_ulogic std be stance not substance std_ulogic std

std_ulogic std be stance not substance std_ulogic std

std_ulogic std_ul

The way this is handled is by using a so-called *resolution function*.

In the case of the std_logic_1164 package this function is called resolved and contained in the shown subtype declaration. We will now continue by discussing resolution functions in more detail.

IEEE 1164 std_logic Type

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
std_ulogic
std_logic
Resolution
Operators
Vector Types

■ Special subtype of std_ulogic

```
subtype std_logic is resolved std_ulogic;
```

- std_logic has the same nine values as std_ulogic
- Allows multiple drivers (e.g., wired-AND, tri-state bus, etc.)
- Changing the type of signal x in the previous example does not result in the observed error
 - There are still multiple drivers ⇒ What value will x exhibit?
- Uses a resolution function (resolved)

Defines resolution of multiple drivers' values into single resolved value

A resolution function defines how the conflicting values of multiple drivers to a signal are resolved into a single value. The result of this function is called the *resolved value*.

Resolution Function



HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators
Vector Types

■ Defines resolution of multiple drivers' values into single resolved value

Defines resolution of multiple drivers' values into single resolved value
 Pure function featuring single array parameter (all drivers' values)

In general such a resolution function is nothing special. It is merely a *pure* function, which we will introduce in an upcoming lecture, that takes a single parameter. This parameter is an array of the type of the target signal and contains the values of all drivers.

Resolution Function





Motivation
Standard
VHDL Types
Resolution
Overview
std.ulogic
RESUTABLE
Operators
Vector Types

- Defines resolution of multiple drivers' values into single resolved value
- Pure function featuring single array parameter (all drivers' values)



Defines resolution of multiple drivers' values into single resolved value
 Pure function featuring single array parameter (all drivers' values)
 Invoked during the simulation, no real meaning for synthesis

During the simulation, this function is invoked to determine a single, effective, signal value from the multiple driven ones. Note that this has no real meaning for synthesis though, as the resolution of conflicting drivers in real hardware is a result of physics and cannot simply be defined.

Resolution Function



HWMod WS24

IEEE 1164
Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators
Vector Types

- Defines resolution of multiple drivers' values into single resolved value
- Pure function featuring single array parameter (all drivers' values)
- Invoked during the simulation, no real meaning for synthesis



Defines resolution of multiple drivers' values into single resolved value
Pure function featuring single array parameter (all drivers' values)
I invoked during the simulation, no real meaning for synthesis
Resolution functions can be associated to subtypes or signals
If For subsyse. At signals of this subtype are resolved.

In general such resolution functions can be part of a subtype declaration (like you saw for std_logic), in which case all signals of the respective type are resolved.

Resolution Function



HWMod WS24

IEEE 1164
Motivation
Standard
VHDL Types
Resolution
Overview
std.ulogic
RES_TABLE
Operators
Vector Types

- Defines resolution of multiple drivers' values into single resolved value
- Pure function featuring single array parameter (all drivers' values)
- Invoked during the simulation, no real meaning for synthesis
- Resolution functions can be associated to subtypes or signals
 - For subtypes: All signals of this subtype are resolved



Defines recolution of multiple drivers values into single resolved in Pure function featuring single array parameter (all drivers' values) in Invoked during the simulation, no real meaning for synthesis in Resolution functions can be associated to subhypes or signals in For subbyees: All signals of this subhype are resolved in Armays and records of subhypes are also supported.

Note that also subtypes of arrays and records can be resolved. For details we refer you to the VHDL standard.

Resolution Function





Overview

- Defines resolution of multiple drivers' values into single resolved value
- Pure function featuring single array parameter (all drivers' values)
- Invoked during the simulation, no real meaning for synthesis
- Resolution functions can be associated to subtypes or signals
 - For subtypes: All signals of this subtype are resolved
 - Arrays and records of subtypes are also supported

- Une the control of multiple drivers' values into single resolved is Pure function featuring single array parameter (all drivers' values).

 Invoked during the simulation, no real meaning for synthesis

 Resolution functions can be associated to subtypes or signals

 If or subtypes. At signals of this subtypes are resolved

 If ways and records of subtypes are also supported

 If or signals: City respective signal resolved.

In addition to that, it is also possible to only resolve a single signal by inserting a resolution function name before the type in a signal declaration. The slide contains an example declaration of a signal x, which uses a resolution function called resolved.

Resolution Function



HWMod WS24

- Defines resolution of multiple drivers' values into single *resolved value*
- Pure function featuring single array parameter (all drivers' values)
- Invoked during the simulation, no real meaning for synthesis
- Resolution functions can be associated to subtypes or signals
 - For subtypes: All signals of this subtype are resolved
 - Arrays and records of subtypes are also supported
 - For signals: Only respective signal resolved

Example: signal x : resolved std_ulogic;

Let us now discuss the the resolution function defined in the std_logic_11164 package. The implementation of this particular resolution function can be accessed at the linked IEEE repository.

The std_ulogic Resolution Function



Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operator
Vector Types

■ Resolves multiple std_ulogic values into a single one 55%

While we will only cover functions in an upcoming lecture, the function declaration shown on the slide is simple to grasp, especially if we consider its purpose. In essence, it needs to resolve an array of std_ulogic values, called a vector, into a single std_ulogic value.

The std_ulogic Resolution Function

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

■ Resolves multiple std_ulogic values into a single one 55%

1 function resolved (s : std ulogic vector) return std ulogic is

Next, we can observe a temporary variable being declared which will hold the final resolved value. This variable is initialized to the high impedance value, as this is the weakest driving state.

The std_ulogic Resolution Function

HWMod WS24

IEEE 1164
Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

■ Resolves multiple std_ulogic values into a single one ■

```
1 function resolved (s : std_ulogic_vector) return std_ulogic is
2  variable result : std_ulogic := 'Z';
3 begin
4  if (s'length = 1) then return s(s'low);
5  else
6  for i in s'range loop
7  res := RES_TABLE(result, s(i));
8  end loop;
9  end if;
10  return result;
11 end function;
```



In case of a single driving value, there is nothing to resolve and the function simply returns this driving value.

The std_ulogic Resolution Function

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

```
1 function resolved (s : std_ulogic_vector) return std_ulogic is
2 variable result : std_ulogic := 'Z';
3 begin
4   if (s'length = 1) then return s(s'low);
5   else
6   for i in s'range loop
7    res := RES_TABLE(result, s(i));
8   end loop;
9   end if;
10   return result;
11 end function;
```



When there are multiple drivers, instead runs over all driving values and iteratively applies a special look-up table, the *resolution table*. Essentially, the resolution is done on consecutive pairs of drivers. We will now discuss this table.

The std_ulogic Resolution Function

HWMod WS24

IEEE 1164
Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

■ Resolves multiple std_ulogic values into a single one ■

```
1 function resolved (s : std_ulogic_vector) return std_ulogic is
2  variable result : std_ulogic := 'Z';
3 begin
4  if (s'length = 1) then return s(s'low);
5  else
6   for i in s'range loop
7   res := RES_TABLE(result, s(i));
8  end loop;
9  end if;
10  return result;
11 end function;
```

The RES_TABLE defines how two values are resolved into one

As you just heard, the task of the resolution table for std_ulogic is to act as a look-up table that provides a resolved value for each pair of std_ulogic values.

The std_ulogic Resolution Function (cont'd)



Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

```
☐ IEEE 1164 Package
☐ Resolution
☐ The std_ulogic Resolution Function (cont'd)
```

```
The DES_TABLE defines from two values are resolved into one

***TABLE DEST_TABLE AND TABLE TABLE TABLE

***TABLE DEST_TABLE TABLE TABLE TABLE

***TABLE DEST_TABLE TABLE TABLE TABLE

***TABLE TABLE TABLE TABLE TABLE TABLE TABLE TABLE

***TABLE TABLE TA
```

On the bottom of the slide, you can find this table as defined in the std_logic_1164 package. Observe how this is really just a two-dimensional array of std_ulogic values. While this table might appear a bit arbitrary, the resolved value for all pairs actually follows some reasoning.

The std_ulogic Resolution Function (cont'd)

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

```
☐ IEEE 1164 Package
☐ Resolution
☐ The std_ulogic Resolution Function (cont'd)
```

```
The DES_TABLE defines how two values are resolved into one and the DES_TABLE defines how two values are resolved into one and the DES_TABLE defines and the DES_TABLE defines are also as a fine and the DES_TABLE defines are a fine an
```

For example, consider the content of the first row, referring to the case where a value must be resolved with an unitialized one. Since the unitialized value can be anything, nothing can be inferred about the outcome. It is hence defined to be unitialized as well. The definition is this way in order for 'U' values to propagate in the simulation, simplifying it to spot them.

The std_ulogic Resolution Function (cont'd)

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

```
☐IEEE 1164 Package
☐Resolution
☐The std_ulogic Resolution Function (cont'd)
```

Now consider the row for the weak unknown value. We already know why the first value entry is ' \mathbb{U} '. Therefore, let's look at the second entry.

The std_ulogic Resolution Function (cont'd)

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

```
☐ IEEE 1164 Package
☐ Resolution
☐ The std_ulogic Resolution Function (cont'd)
```

```
The SEC_TABLE defines how two values are resolved into one section of the sec_TABLE defines how two values are resolved into one section of the sec_TABLE defines and sec_TABLE defines are section of the sec_TABLE defines are sec_TABLE defined are sec_TABLE defin
```

In this case the strong and the weak unknown value must be resolved. Since the strong unknown is associated with a stronger driver strength, it will dominate the weaker driver.

The std_ulogic Resolution Function (cont'd)

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

```
☐ IEEE 1164 Package
☐ Resolution
☐ The std_ulogic Resolution Function (cont'd)
```

```
■ The acts_Table defines how how values are resolved into one to the control of the control of
```

Conversely, the weak unknown will dominate a high impedance values since this corresponds to the weakest driver strength.

The std_ulogic Resolution Function (cont'd)

HWMod WS24

VV 524

Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

```
☐ IEEE 1164 Package
☐ Resolution
☐ The std_ulogic Resolution Function (cont'd)
```

```
    The IEEE_TABLE defines here have values are resolved into one Example: pulse (***) acide (***) ac
```

To illustrate how multiple driving values are resolved using this table, let us consider an example. For that, recall the initial wired AND example, where we had multiple drivers and a pullup resistor connected to a shared bus. Assume that we have two drivers, one active and one inactive. We can model this using the values 'H', '0' and 'Z' being applied to a shared signal.

The std_ulogic Resolution Function (cont'd)

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Overview
std.ulogic
RES_TABLE
Operators

```
☐ IEEE 1164 Package
☐ Resolution
☐ The std_ulogic Resolution Function (cont'd)
```

In a first step, the values 'H' and 'Z' are resolved. Since 'H' is associated with a stronger driving strength, it is the return resolved value.

The std_ulogic Resolution Function (cont'd)

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

```
resolve("HOZ"):

1 RES_TABLE('H', 'Z') = 'H'
```

```
☐ IEEE 1164 Package
☐ Resolution
☐ The std_ulogic Resolution Function (cont'd)
```

```
The RES_TABLE defines from two values are resolved into one Empires pulse; (***), active (***) and native (***) divise (***) active (***) divise (**
```

Next, this intermediate result must be resolved with '0'. The result if of course '0'.

The std_ulogic Resolution Function (cont'd)

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

```
resolve("H0Z"):

1 RES_TABLE('H', 'Z') = 'H'

2 RES_TABLE('H', '0') = '0'
```

```
☐ IEEE 1164 Package
☐ Resolution
☐ The std_ulogic Resolution Function (cont'd)
```

```
The IEE, TABLE defines how two values are resolved into one Boarder pulpe (in*) and the (in*) and t
```

Finally, the pair '0' and 'Z' requires resolutions. AS mentioned before, with 'Z' having the least driving strength, '0' will be the result.

The std_ulogic Resolution Function (cont'd)

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Overview
std_ulogic
RES_TABLE
Operators

```
resolve("HOZ"):

1 RES_TABLE('H', 'Z') = 'H'
```

- 2 RES_TABLE('H', '0') = '0'
- 3 RES_TABLE('0', 'Z') = '0'

```
☐IEEE 1164 Package
    -Resolution
      -The std_ulogic Resolution Function (cont'd)
```

This is also the final result of this driver conflict. Thus, the shared signal will exhibit the value of '0'.

The std_ulogic Resolution Function (cont'd)

HWMod WS24

```
1 constant RES_TABLE: stdlogic_table := (
2 -- U X 0 1 Z W L H
  ('U','U','U','U','U','U','U','U','U'), -- U
  ('U','X','X','X','X','X','X','X','X','X'), -- X
  ('U','X','0','X','0','0','0','0','X'), -- 0
   ('U','X','X','1','1','1','1','1','X'), -- 1
   ('U','X','0','1','Z','W','L','H','X'), -- Z
   ('U','X','0','1','W','W','W','X'), -- W
  ('U','X','0','1','L','W','L','W','X'), -- L
   ('U','X','0','1','H','W','W','H','X'), -- H
   ('U','X','X','X','X','X','X','X','X','X')
13 );
```

└─IEEE 1164 Package └─Operators └─Logical Operators

Common logical operators are defined for std_ulogic


In addition to the introduced types, std_logic_1164 package also provides implementations for some operators on them. Since std_logic is a subtype of std_ulogic we will limit our considerations to std_ulogic .

Logical Operators



Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types

■ Common logical operators are defined for std_ulogic




In particular, the package implements the common logical operators listed on the slide.

Logical Operators



EEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types

- Common logical operators are defined for std_ulogic
 - NOT, AND, OR, XOR, NAND, NOR, XNOR



Naturally, the logical operators on <code>std_ulogic</code> signals must respect the different semantics of the type's values. For example, consider an AND operation. Regardless of the other input values, a logical low on <code>any</code> input, regardless of its driving strength, must always result in a logical low of the output.

Logical Operators



- Motivation
 Standard
 VHDL Types
 Resolution
 Operators
 Vector Types
- Common logical operators are defined for std_ulogic
 - NOT, AND, OR, XOR, NAND, NOR, XNOR
- Must respect different semantics of different values

Common logical operators are defined for std_ulegic
 NOT, AND, OR, XOR, NAND, NOR, XNOR
 Must respect different semantics of different values
 Implemented by simple lookup tables

To express such behavior the implementation provided by the IEEE uses lookup-tables. Similar to the previously discussed resolution table, such operator look-up tables define the operator's outcome for each possible pair of std_ulogic input values.

Logical Operators

HWMod WS24

- Motivation
 Standard
 VHDL Types
 Resolution
 Operators
 Vector Types
 Conclusion
- Common logical operators are defined for std_ulogic
 - NOT, AND, OR, XOR, NAND, NOR, XNOR
- Must respect different semantics of different values
- Implemented by simple lookup tables

```
☐IEEE 1164 Package
    -Operators
      -Logical Operators
```

The table on the slide shows such a lookup-table for an AND operator.

Logical Operators

HWMod WS24

- Common logical operators are defined for std ulogic
 - NOT, AND, OR, XOR, NAND, NOR, XNOR
- Must respect different semantics of different values
- Implemented by simple lookup tables

Example: and operator

```
1 constant and_table : stdlogic_table := (
  ('U','U','O','U','U','U','O','U','U'), -- U
  ('U','X','0','X','X','X','0','X','X'), -- X
  ('U','X','0','1','X','X','0','1','X'), -- 1
  ('U','X','0','X','X','X','0','X','X'), -- Z
  ('U','X','0','X','X','X','0','X','X'), -- W
  ('U','X','0','1','X','X','0','1','X'), -- H
  ('U','X','0','X','X','X','0','X','X')
13 );
```

```
└─IEEE 1164 Package

└─Operators

└─Logical Operators
```

```
    Common logical operations are defined for an extending to a NOTA, OR, NOTA, NAM, NOR, NOR, NOR.
    Manual Certain Annual Certain Annual
```

Observe how a weak low value will **always** result in a strong low result.

Logical Operators

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types

- Common logical operators are defined for std_ulogic
 - NOT, AND, OR, XOR, NAND, NOR, XNOR
- Must respect different semantics of different values
- Implemented by simple lookup tables Example: and operator

LIEEE 1164 Package
Vector Types
Lstd_[u]logic_vector Types

■ The standard also defines arrays of the new types, called vectors

As we briefly saw before, the IEEE 1164 standard also defines array types for std_ulogic and std_logic. These array types are referred to as std_ulogic_vector respectively std_logic_vector.

std_[u]logic_vector Types



HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings

The slide shows the declaration of these two types. Note how std_logic_vector is a resolved type of its unresolved pendant. Since the two vector types are just arrays, we use them in declarations and initialize them just as any other array type. However, instances of these vectors are often used for addresses or data words, therefore often holding numerical values and being quite long.

std_[u]logic_vector Types



HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector; std_ulogic_vector;
```

```
└─IEEE 1164 Package

└─Vector Types

└─std_[u]logic_vector Types
```

The standard also defines arrays of the new types, called vectors type of __injunction is array (lottest range O) of of__injunction is described to the operation of __injunction is __injunction of __injunc

In order to make it easier to assign long, possibly numerical, values to these vectors, VHDL features bit string literals.

std_[u]logic_vector Types



HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

■ The standard also defines arrays of the new types, called vectors

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector;
```

■ Vectors can be assigned bit string literals

■ The standard also defines arrays of the new types, called vector type std_slogic_vector is array (natural range <>) of std_slogic_vector; ms subtype std_logic_vector is (resolved) std_slogic_vector; ms

Vectors can be assigned bit string literals
 Concise encoding of strings in different numeral systems

Such bit string literals allow it to concisely encode strings in different numeral systems.

std_[u]logic_vector Types



HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector;
```

- Vectors can be assigned bit string literals
 - Concise encoding of strings in different numeral systems

```
└─IEEE 1164 Package

└─Vector Types

└─std_[u]logic_vector Types
```

```
| The standard also defines arrays of the new types, called vectors
| Type of __interior_mease is every posteral rays on of of of __interior_mease makings of minings of different named systems |
| **Vectors can be assigned by the rings (minings of minings of mi
```

On the slide you are provided with the syntax of such a bit string literal. Its characters are limited to the ones of the respective numeral system, plus the ones of std_ulogic .

std_[u]logic_vector Types



HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector; std_ulogic_vector;
```

- Vectors can be assigned bit string literals
 - Concise encoding of strings in different numeral systems
 bit_string_literal::=[integer]base_specifier"[bit_value]"

```
└─IEEE 1164 Package

└─Vector Types

└─std_[u]logic_vector Types
```

The standard also defines arrays of the new types, called vectors to the standard also defines arrays of the new types, called vectors to the standard also defined as the standard and the stan

The string literal itself, referred to as bit_value, is enclosed by double quotation marks and preceded by a base_specifier.

std_[u]logic_vector Types



HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector; std_ulogic_vector;
```

- Vectors can be assigned bit string literals
 - Concise encoding of strings in different numeral systems
 bit_string_literal::=[integer]base_specifier"[bit_value]"

```
└─IEEE 1164 Package

└─Vector Types

└─std_[u]logic_vector Types
```

```
In The standard also defines arrays of the new types, called vectors type of called vectors type of called called
```

This base specifier defines in which numeral system the bit string is to be interpreted. The specifiers b, x, o and d are used for the binary, hexadecimal, octal, decimal systems, respectively.

std_[u]logic_vector Types



HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector; std_ulogic_vector;
```

- Vectors can be assigned bit string literals
 - Concise encoding of strings in different numeral systems
 bit_string_literal::=[integer]base_specifier"[bit_value]"
 - Base specifiers: binary, hexadecimal, octal, decimal

```
└─IEEE 1164 Package

└─Vector Types

└─std_[u]logic_vector Types
```

The standard also defines arrays of the new hypes, called vectors type mid_stand_cones is a long patent long or of if mid_standary important long or of if mid_standary important in the patent ind_standary important in the standard ind_standard ind

In general, the string literal corresponding to the bit string must have the same length as the target on the left-hand-side of the assignment. If this is not the case, an error will be raised. However, by providing an optional integer that specifies the target length, it is possible to also give shorter or longer bit strings that are than extended or truncated to fit the target of an assignment. In the case the resulting right-hand side string is shorter than the left-hand side target, the string must be extended. Per default, this extension happens by adding zeros to the left of the string. If the right-hand side string is longer, it must be truncated. This is done by removing leading zeros. If the required truncation to match the length of the left-hand side would lead to non-zero values being truncated, an error will be raised.

std_[u]logic_vector Types



HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector; std_ulogic_vector;
```

- Vectors can be assigned bit string literals
 - Concise encoding of strings in different numeral systems bit_string_literal::=[integer]base_specifier"[bit_value]"
 - Base specifiers: binary, hexadecimal, octal, decimal
 - Optional integer length can be given

```
└─IEEE 1164 Package

└─Vector Types

└─std_[u]logic_vector Types
```

The standard also defines arrays of the new types, called vectors
 type set_dispic_wester is array notestal state of a set_dispic_pit
 assetype set_dispic_wester is presidently attituded the set_dispic_pit and
 assetype set_dispic_wester is presidently attituded the set_dispic_pit and
 when the set_dispic_pit and the set_disp

However, by using the signed base specifiers, indicated by a leading s, the extension and truncation consider the left-most bit of the bit string rather than simply zero. Therefore, if a bit string literal that is too short starts with a one, it will be extended by ones. For truncation either only ones or only zeros will be removed, depending on the left-most bit. Let us consider some examples.

std_[u]logic_vector Types



HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector; std_ulogic_vector;
```

- Vectors can be assigned bit string literals
 - Concise encoding of strings in different numeral systems
 bit_string_literal::=[integer]base_specifier"[bit_value]"
 - Base specifiers: binary, hexadecimal, octal, decimal
 - Optional integer length can be given ⇒ "signed" specifiers: sb, sx, so

```
└─IEEE 1164 Package

└─Vector Types

└─std_[u]logic_vector Types
```

```
■ The standard also defines arrays of the new lypers, called vectors arrays of the previous called vectors are consistent as a remarkable of called the c
```

The first example shows a binary bit string comprising eight ones. This is shorter then the target of the assignment. However, since the length is explicitly declared to be eight via the specifier, this bit-string will be extended with zeros accordingly. The comment next to the assignment shows the result. Also observe that the _ sign can be used to format bit strings.

std_[u]logic_vector Types



HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector;
```

- Vectors can be assigned bit string literals
 - Concise encoding of strings in different numeral systems bit_string_literal::=[integer]base_specifier"[bit_value]"
 - Base specifiers: binary, hexadecimal, octal, decimal
 - Optional integer length can be given ⇒ "signed" specifiers: **s**b, **s**x, **s**o

```
1 variable u : std_ulogic_vector(7 downto 0) := 8b"11_1111"; -- 00111111
```

```
└─IEEE 1164 Package

└─Vector Types

└─std_[u]logic_vector Types
```

```
■ The standard also defines arrays of the new types, called vectors

**ppe of __injut___meas is array; primate inter on if of __injut___meas is

**a Vectors can be assigned to __injut___meas is

**a Vectors can be assigned to derive planels

**a Consider excelled years are determined systems.

**a Consider excelled years are determined systems.

**a Consider excelled years are determined systems.

**a Description The years are description.

**a Description The years are "signed "specifiers as, as as a description of years are "signed "specifiers as, as as a description of years are "signed" specifiers.

**a Consider a **signed "signed "specifier" and "signed "specifiers as, as as a description of years are "signed" specifiers.

**a Consider a **signed "signed "si
```

The second example is very similar, but uses a signed base specifier. Since the left-most bit is 1 the resulting value will be extended by 1s as well.

std_[u]logic_vector Types



HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector;
```

- Vectors can be assigned bit string literals
 - Concise encoding of strings in different numeral systems bit_string_literal::=[integer]base_specifier"[bit_value]"
 - Base specifiers: binary, hexadecimal, octal, decimal
 - Optional integer length can be given ⇒ "signed" specifiers: **s**b, **s**x, **s**o

```
1 variable u : std_ulogic_vector(7 downto 0) := 8b"11_1111"; -- 00111111
2 variable s : std_ulogic_vector(7 downto 0) := 8sb"11_1111"; -- 11111111
```

```
└─IEEE 1164 Package

└─Vector Types

└─std_[u]logic_vector Types
```

```
In The standard also defines arrays of the new types, called vectors to the standard also defines arrays of the new types, called vectors as the standard of t
```

The third example does not feature a base specifier. Since the bit string literal is too short for the left-hand side this will therefore result in an error during compilation. Keep bit strings in mind, as they are quite handy when initializing long, heterogeneous vectors.

std_[u]logic_vector Types



HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector;
```

- Vectors can be assigned bit string literals
 - Concise encoding of strings in different numeral systems bit_string_literal::=[integer]base_specifier"[bit_value]"
 - Base specifiers: **b**inary, he**x**adecimal, **o**ctal, **d**ecimal
 - Optional integer length can be given ⇒ "signed" specifiers: sb, sx, so

```
1 variable u : std_ulogic_vector(7 downto 0) := 8b"11_1111"; -- 00111111
2 variable s : std_ulogic_vector(7 downto 0) := 8sb"11_1111"; -- 11111111
3 variable e : std_ulogic_vector(7 downto 0) := b"11_1111"; -- error
```

```
└─IEEE 1164 Package

└─Vector Types

└─std_[u]logic_vector Types
```

```
In the standard also defines arrays of the new types, called vectors:

**Type of Links**, where is every process tome only of of Links** (III)

**Type of Links**, where is every process tome only of of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but dainy feeting of Links** (III)

**Vectors can be assigned but d
```

Finally, the last example shows a bit string literal with hexadecimal base. Observe how only the 3 in the string literal is actually a valid hexadecimal digit, corresponding to the four-bit sequence 0011. However, recall that we said that the string literals can also contain the nine values of the 1164 standard. This is the case for W. Since each digit in a string of hexadecimal string corresponds to four bits, the respective bit sequence is four succeeding Ws.

std_[u]logic_vector Types



HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

```
type std_ulogic_vector is array (natural range <>) of std_ulogic; subtype std_logic_vector is (resolved) std_ulogic_vector;
```

- Vectors can be assigned bit string literals
 - Concise encoding of strings in different numeral systems
 bit_string_literal::=[integer]base_specifier"[bit_value]"
 - Base specifiers: binary, hexadecimal, octal, decimal
 - Optional integer length can be given ⇒ "signed" specifiers: **s**b, **s**x, **s**o

```
1 variable u : std_ulogic_vector(7 downto 0) := 8b"11_1111"; -- 00111111
2 variable s : std_ulogic_vector(7 downto 0) := 8sb"11_1111"; -- 11111111
3 variable e : std_ulogic_vector(7 downto 0) := b"11_1111"; -- error
4 variable h : std_ulogic_vector(7 downto 0) := x"3w"; -- 0011WWWW
```

Uector Types

□ std_[u]logic_vector Logical Operators

Just as for the <code>std_ulogic</code> type, the <code>std_logic_1164</code> package also provides implementations for vector operations. In particular, the package implements the same logical operators as for <code>std_ulogic</code> in a bit-wise manner. These bit-wise logical operators take two vector operands of the same length as parameters. They return a vector of identical length as the inputs where each element is determined by performing the logical operation on the respective elements of the parameter vectors.

std_[u]logic_vector Logical Operators

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

Common logical operators are defined in a bit-wise manner for std_ulogic_vector / std_logic_vector

Common logical operators are defined in a bit-wise manner std_ulogic_vector/std_logic_vector
Example: "UXCO11" and "O1XO1N" = "OXCO0X"

For illustration, consider the example of a AND of two std_ulogic_vectors on the slide. You can easily determine the result yourself by using the previous AND table.

std_[u]logic_vector Logical Operators

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

- Common logical operators are defined in a bit-wise manner for std_ulogic_vector / std_logic_vector
 - Example: "UX0011" and "01X0LW" = "0X000X"

```
# Common logical operators are defined in a bit-wise manne
std_ulogic_vector/std_logic_vector
# Example: "uxcol1" and "01x01x" = "0x000x"
# Shift operators: sll srl
```

Furthermore, there are also overloads of four shift operators for std_ulogic_vector. The sll and srl operators are simple logical left, respectively right, shifts They simply shift a vector operand by an integer amount of digits in the respective direction, inserting zeros for the resulting vacant digits.

std_[u]logic_vector Logical Operators

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

■ Common logical operators are defined in a bit-wise manner for std_ulogic_vector / std_logic_vector

■ Example: "UX0011" and "01X0LW" = "0X000X"

■ Shift operators: sll, srl

```
☐ IEEE 1164 Package
☐ Vector Types
☐ std_[u]logic_vector Logical Operators
```

Common logical operators are defined in a bit-wise manner for and unlogical operators and logical vectors.

Example: "UXCCII" and "CIXCIE" - "CXCCCX"

Shift operators: sll, srl # Examples: "1101" sll 2 = "0100", "1101 srl 2 = "0011"

Consider the examples on the slide where the vector 1101 is shifted left, respectively right, by two places.

std_[u]logic_vector Logical Operators

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

■ Common logical operators are defined in a bit-wise manner for std_ulogic_vector / std_logic_vector

■ Example: "UX0011" and "01X0LW" = "0X000X"

■ Shift operators: sll, srl

■ Examples: "1101" sll 2 = "0100", "1101 srl 2 = "0011"

```
└─IEEE 1164 Package

└─Vector Types

└─std_[u]logic_vector Logical Operators
```

```
    Common logical operators are defined in a blevise manner for std. unjet._vector
    Example: "uxcol1" and "olixola" = "oxcoox"
    Shift operators: sll, srl
    Examples: "logic sll 2 = "olico", "llol srl 2 = "ool1"
    Examples: "logic sll 2 = "olico", "llol srl 2 = "ool1"
```

The rol and rol operators, are left and right rotation operators. Here the vacant places at one end of the shifting operation are replaced by the digits moved out at the other end.

std_[u]logic_vector Logical Operators

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

■ Common logical operators are defined in a bit-wise manner for std_ulogic_vector / std_logic_vector

■ Example: "UX0011" and "01X0LW" = "0X000X"

■ Shift operators: sll, srl

■ Examples: "1101" sll 2 = "0100", "1101 srl 2 = "0011"

■ Rotate operators: rol, ror

```
☐ IEEE 1164 Package
☐ Vector Types
☐ std_[u]logic_vector Logical Operators
```

On the slides these two operations are illustrated via the same 1101 vector from before. Note the difference to the shifting operations.

std_[u]logic_vector Logical Operators

HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

■ Common logical operators are defined in a bit-wise manner for std_ulogic_vector / std_logic_vector

■ Example: "UX0011" and "01X0LW" = "0X000X"

■ Shift operators: sll, srl

■ Examples: "1101" sll 2 = "0100", "1101 srl 2 = "0011"

■ Rotate operators: rol, ror

■ Example: "1101" rol 2 = "0111", "1101" ror 2 = "1110"

```
□ IEEE 1164 Package
□ Vector Types
□ std_[u]logic_vector Logical Operators
```

```
    Common logical operators are defined in a bit valor names for self-all-size invested of self-all-size invested as a self-all-size investe
```

In addition to that, there are also conversion functions to and from the bit_vector type, as well as conversion functions to strings encoded with different numerical bases.

std_[u]logic_vector Logical Operators

HWMod WS24

EEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Bit Strings
Operators

■ Common logical operators are defined in a bit-wise manner for std_ulogic_vector / std_logic_vector

■ Example: "UX0011" and "01X0LW" = "0X000X"

■ Shift operators: sll, srl

■ Examples: "1101" sll 2 = "0100", "1101 srl 2 = "0011"

■ Rotate operators: rol, ror

■ Example: "1101" rol 2 = "0111", "1101" ror 2 = "1110"

Conversion functions

■ From and to bit vector

To differently encoded strings:

to_bstring, to_ostring, to_hstring

☐IEEE 1164 Package ☐Conclusion ☐std_ulogic vs. std_logic

When should which type be used?

Finally, let us end this lecture by a final concluding comparison of the std_ulogic and std_logic types. In particular, we want to address the question which type should be used when.

std_ulogic vs. std_logic



HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Conclusion

■ When should which type be used?

☐IEEE 1164 Package ☐Conclusion ☐std_ulogic vs. std_logic

When should which type be used?
 Use unresolved types whenever modelled circuit has a single driver.

The VHDL standard recommends the use of the unresolved type whenever possible. The resolved type should only be used when the modelled circuit does indeed have multiple drivers.

std_ulogic vs. std_logic



HWMod WS24

IEEE 1164
Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Conclusion

- When should which type be used?
- Use unresolved types whenever modelled circuit has a single driver

☐IEEE 1164 Package ☐Conclusion ☐std_ulogic vs. std_logic

When should which type be used?
 Use unresolved types whenever modelled circuit has a single drive
 Allow tools to detect underlied multiple debugs.

This allows the tools to detect and report erroneous multiple drivers, which might lead to undesired behavior.

std_ulogic vs. std_logic





Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Conclusion

- When should which type be used?
- Use unresolved types whenever modelled circuit has a single driver
 - Allow tools to detect undesired multiple drivers

☐ IEEE 1164 Package ☐ Conclusion ☐ std_ulogic vs. std_logic

- When should which type be used?
- Allow tools to detect undesired multiple drivers
- However, virtually all other resources you will find online, and also most tool-generated code, exclusively use std_logic. But why? To the best of our knowledge, the reason for that is a historical one.

std_ulogic vs. std_logic



HWMod WS24

Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Conclusion

- When should which type be used?
- Use unresolved types whenever modelled circuit has a single driver
 - Allow tools to detect undesired multiple drivers
- Most tool generated code and resources use the resolved types

☐IEEE 1164 Package -Conclusion -std_ulogic vs. std_logic

When should which type be used? Use unresolved types whenever modelled circuit has a single a Allow tools to detect undesired multiple drivers Most tool generated code and resources use the resolved type

The initial version of the 1164 standard did not define std_logic_vector as a resolved subtype of std_ulogic_vector.

std_ulogic vs. std_logic



HWMod WS24

- When should which type be used?
- Use unresolved types whenever modelled circuit has a single driver
 - Allow tools to detect undesired multiple drivers
- Most tool generated code and resources use the resolved types
 - std_logic_vector subtype of std_ulogic_vector since VHDL 2008

-IEEE 1164 Package -Conclusion std_ulogic vs. std_logic

- nen should which type be used? e unresolved types whenever modelled circuit has a single a Allow tools to detect undesired multiple drivers sit tool generated code and resources use the resolved typ

As a result, unpleasant type casts between the vector types were required, leading to designers taking the easy route of simply always using std_logic_vector. Since std_logic is a resolved subtype of std_ulogic that is more permissive regarding multiple drivers, this works fine in most cases. Nevertheless, we do not recommend discarding the safety of the stricter std ulogic type. Since you will learn proper hardware design in this course, we will only use std logic when we actually model multiple drivers.

std_ulogic vs. std_logic



HWMod WS24

Conclusion

- When should which type be used?
- Use unresolved types whenever modelled circuit has a single driver
 - Allow tools to detect undesired multiple drivers
- Most tool generated code and resources use the resolved types
 - std_logic_vector subtype of std_ulogic_vector since VHDL 2008
 - VHDL 1993 required unpleasant type casts

Thank you for listening! We recommend you to immediately take the self-check test in TUWEL, to see if you understood the material presented in this lecture.



Motivation
Standard
VHDL Types
Resolution
Operators
Vector Types
Conclusion

Lecture Complete!