

In this lecture we will discuss how testbenches more powerful and with better scalability than the ones we considered so far can be written. In particular, we will look into file I/O, how random values can be generated and the standard environment package.



Adv. TB Motivation File I/O Random Testing std.env Hardware Modeling [VU] (191.011) - WS24 -

Advanced Testbenches

Florian Huemer & Sebastian Wiedemann & Dylan Baumann

WS 2024/25

Modified: 2025-03-08, 00:15 (b25118c)

Advanced Testbenches

More powerful testbenches?

Let us start by addressing the elephant in the room. At this point in the course you have already successfully written testbenches and verified that your designs are correct. So why should you care about advanced testbenches? Is there a need for more powerful testing?

Motivation HWMod WS24 Adv. TB Motivation Field Construction Reserverse at any set of the set of the

More powerful testbenches?
 Modern designe can be highly complex (e.g., hundreds of I/O pins)
 Manually generating and applying stimul infeasible / impossible
 The per-transistor cost of testing is highler than that of designing

Well, basically there is a plethora of reasons why more powerful testbenches are required. Scalability is one obvious problem of the testbenches you have written so far. While they work for many of the rather small examples you deal with during this course, they won't work for complex designs containing hundreds of I/O pins, concurrently handling different interfaces and transmission protocols. Manually applying stimuli on the level of abstraction you did so far is simply not feasible and too error-prone for big designs. With the complexity rising in lockstep with the continuing shrinking of features sizes, this is only becoming worse. As a result, the verification of hardware designs is very demanding and expensive. To give you some vague concept of costs involved, the per-transistor verification costs of a modern chip are higher than the design costs. Therefore, enabling verification engineers and designers to efficiently verify big and complex designs is vital. But how can this be achieved?



More powerful testbenches?
 Modern designs can be highly complex (e.g., hundreds of VO pins
 Manually generating and applying stimuli inteable / imposible
 The per-transition cost of testing is higher than that of designing
 More powerful testbenches and automation!

Well, ultimately, this is where the more powerful testbenches come into play, that are automated and act on higher levels of abstraction. In this lecture we will introduce language support for some first steps in that direction.

HWMdd WSdd Adv. TB WMdd WSdd Adv. TB More powerful testbenches? • Modern designs can be highly complex (e.g., hundreds of I/O pins) • Manually generating and applying stimuli infeasible / impossible • The per-transistor cost of testing is higher than that of designing • More powerful testbenches and automation!

More powerful testbenches?
 Modern design: can be highly complex (e.g., hundreds of 1/0 pire).
 Manually generating and applying stimuli inheabite / impossible
 The per-framistion cost of testing is higher than that of designing
 More powerful testbenches and automation!
 File 10

We will start by looking into file handling in VHDL, enabling us to generate inputs for our designs using external tools, and to provide the results of a simulation for postprocessing.



More powerki lestbenches?
 More modeling complex (e.g., hundruds of IO ping)
 More and spectra and spec

We will then continue with discussing how random values can be generated in our testbenches, allowing us to apply random test inputs.





Finally, there also exist powerful frameworks and useful packages for VHDL simulations.

Motivation HVMod WS24 Adv. TB Motor Parton Barrow More powerful testbenches? Modern designs can be highly complex (e.g., hundreds of I/O pins) Manually generating and applying stimuli infeasible / impossible The per-transistor cost of testing is higher than that of designing More powerful testbenches and automation! File I/O Randomized testing Frameworks and packages

More pointful testberchard)
 More indigenerating and pointful testberchard)
 More indigenerating and opphysis plansi inteabale integrates
 The per-version cost of straing in byte than the of designing
 More possibility and automation
 Fig.10
 Redonicad satisfy
 Fig.10
 Redonicad satisfy
 conset of other courses

However, for an introduction to such frameworks be referred to other courses. In this lecture we will only briefly introduce one particular VHDL package that can come in handy in testbenches.



Let us begin by discussing how file I/O works in VHDL. However, before we do that, we need to properly introduce two VHDL types we mentioned but neglected so far. In particular, we will now consider access and file types, beginning with the former.

Access Types

Recall access and file types

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testing std.env





69



 \diamond

Recall access and file types
 Objects can be created dynamically during simulation
 Using so-called allocators

 \diamond

One feature of VHDL we did not mention so far is the possibility to dynamically create objects during simulations. This can be done using so-called allocators, which allocate the required memory and an object of the respective type. We will see an example soon.

Access Types

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testing std.env

- Recall access and file types
- Objects can be created dynamically during simulation
 - Using so-called allocators



Recall access and file types
 Dijects can be created dynamically during simulation
 Using so-called allocators
 No identifier referring to them

 \diamond

However, naturally objects that are created dynamically cannot be assigned static identifiers that refer to them. Instead, the allocators return a so-called "access value".

Access Types

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testing std.env

- Recall access and file types
- Objects can be created dynamically during simulation
 - Using so-called allocators
 - No identifier referring to them



Recall access and file types
 Objects can be created dynamically during simulation
 Luing so-called allocators
 No identifier reterring to them
 Access types provide access to objects of certain type
 type TYPE_NUME is access DESIGNATED_TYPE;

These access values are of distinct types, so-called access types. As the name suggests, access types provide access to objects of a certain type. The syntax for declaring such an access type is straightforward and shown on the slide. TYPE_NAME is the name of the declared access type. The DESIGNATED_TYPE defines the type of objects the access type grants access to.

Access Types WWodd WW BY WY DE WY



Note that objects of an access type must only be of the class variable. Thus, it is not possible to have a signal of such a type.

Access Types 69 WWod WS24 Recall access and file types Objects can be created *dynamically* during simulation Using so-called *allocators* No identifier referring to them Access types provide access to objects of certain type type TYPE_NAME is access DESIGNATED_TYPE; Can only be used for variable Image: Canopic Content of Content of

Parall access and file types
 Objects can be could dynamically during simulation
 who is setting to could of an angle the setting to the
 No is setting various to any other
 type TTPE_INARC is access to objects of certain type
 type TTPE_INARC is access to biological type,
 type TTPE_INARC is access to biological type
 Can only be add to variable
 Delautive type TTPE_INARC is access to biological type
 To biological type
 Can only be add to variable
 Delautive type TTPE_INARC is access to biological type
 Can only be add to variable
 Delautive type TTPE_INARC is access to biological type
 To biological type
 The type of the type of the type
 The type of type of the type
 The type of type of type
 The type
 The type of type
 The type
 The type of type
 The type
 TTP
 The type
 The type

An object of an access type is initially assigned the value null, which means it is not designating any object at all. As mentioned earlier, access values, which actually designate an object, can be assigned to it using an allocator, as shown on the slide. The allocator is the combination of the keyword "new" and a type name, as shown on the slide via the example of an access type for integer. Note that the allocated object is initialized with the default value of the respective type.

Access Types • Recall access and file types • Objects can be created *dynamically* during simulation • Using so-called *allocators* • No identifier referring to them • Access types provide access to objects of certain type type TYPE_NAME is access DESIGNATED_TYPE; • Can only be used for variable • Default value null; assigned using allocators int_ptr := new integer;



In order to access the value of the object referred to by an access type variable, the all keyword must be used. The slide shows this for both writing and reading.

Access Types 69 HWMod **WS24** Recall access and file types Objects can be created dynamically during simulation Using so-called allocators Access Types No identifier referring to them Access types provide access to objects of certain type type TYPE NAME is access DESIGNATED TYPE; Can only be used for variable Default value null; assigned using allocators int_ptr := new integer; Access to value of designated type object via all int_ptr.all := 42; print(to_string(int_ptr.all));



If access types and allocators appear a bit strange initially, you can draw a comparison to Java's references to objects created via the new operator.

Access Types 69 HWMod **WS24** Recall access and file types Objects can be created dynamically during simulation Using so-called allocators Access Types No identifier referring to them Access types provide access to objects of certain type type TYPE NAME is access DESIGNATED TYPE; Can only be used for variable Default value null; assigned using allocators int_ptr := new integer; Access to value of designated type object via all int_ptr.all := 42; print(to_string(int_ptr.all)); Similar to object references in Java and the new operator 2

—Advanced Testbenches └─File I/O └─File Types

File types define objects representing files on the host system type riterrow is file of type_monty $\langle n \rangle$

Let us now discuss a rather exotic feature of VHDL, namely file types and the file class. If you think about it, having a dedicated handling of files via the type system, instead of using existing types, is something rather rare. This is a remnant of VHDL originally being a language for specifying hardware rather than a programming language. The purpose of objects of the file class is representing files on the host system where the simulation runs. File types are used to declare the kind of file. The slide shows the syntax for declaring such a type.



—Advanced Testbenches └─File I/O └─**File Types**

File types define objects representing files on the host system
 type riterrar is file of rare_most;
 Value of file type object is sequence of values in file

 $\langle n \rangle$

The value of a file object is the sequence of values contained in the file on the host system in the same order as they occur in the file.



File types define objects representing files on the host system
 type returns in files of **WSCR06** What of His type objects requestore of values in file
 TTFT_UAX
 Defines types of values in file
 Optimes types of values in file
 optimes optimes of values in file

 $\langle n \rangle$

The type of the values in the file is defined by TYPE_MARK in the file type declaration. It can be a scalar type, even unconstrained, an unconstrained one-dimensional array of a constrained subtype or a record type of fully constrained elements.

File Types The type set of the objects representing files on the host system Type FILETYPE is file of TYPE_MARK; Name Value of file type object is sequence of values in file TYPE_MARK Defines types of values in file (unconstrained) scalar types, 1D-array of constrained subtype, fully constrained record type

File types define objects representing likes on the host system
 cpr runners is file if represent

 Value of the type object is sequence of values in the
 IDTUT_U_UARX
 ID object on the type object is the time of constained subtype. May
 IDtutestimul glade types. The tame of constained subtype. May
 Intological subtrograms for each Tile type 1: of time

 $\langle n \rangle$

For each file type a set of subprograms for handling respective files is implicitly defined. We will discuss them next, referring to the respective file type as ft and the type mark as tm.



-Advanced Testbenches File I/O File Operations

processor file.gops (states) of file.gops_file. states) of file.gops_file. states) of file.gops_file. states of file.gops_file. processor and file.f file. processor and file.f file. processor and file.f file. processor with (file.f file. processor with (file. proces

On this slide you can see all the implicitly defined subprograms for a file type. We will now briefly discuss each of them, for more details we refer you to the standard.

File Operations

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testin std.env

```
1 procedure file_open (
2 status: out file_open_status;
3 file f: ft;
  external_name: in string;
4
    open_kind: in file_open_kind := READ_MODE);
5
6
7 procedure file_close (file f: ft);
8
  procedure read (file f: ft; value: out tm);
9
10
11 procedure write (file f: ft; value: in tm);
12
13 procedure flush (file f: ft);
14
15 function endfile (file f: ft) return boolean;
```

-Advanced Testbenches

The first subprogram we consider is the file_open procedure. As the name suggests, it can be used to open a file on the host system via a file type variable. The subprogram takes four parameters, with the first being optional due to an available overload.

File Operations

HWMod WS24

Actv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testing std.env

```
1 procedure file_open (
    status: out file_open_status;
2
    file f: ft;
3
    external_name: in string;
4
    open_kind: in file_open_kind := READ_MODE);
5
6
7 procedure file_close (file f: ft);
8
  procedure read (file f: ft; value: out tm);
9
11 procedure write (file f: ft; value: in tm);
12
13 procedure flush (file f: ft);
14
15 function endfile (file f: ft) return boolean;
```

opens file on host

-Advanced Testbenches File I/O File Operations

The first is status, which is assigned a value of an enumeration type that indicates the result of the file open operation. You can find the particular values in the standard.

File Operations

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testin std.env

```
1 procedure file_open (
    status: out file_open_status;
2
  file f: ft;
3
    external_name: in string;
4
    open_kind: in file_open_kind := READ_MODE);
5
6
7 procedure file_close (file f: ft);
8
                                                             indicates result, optional
  procedure read (file f: ft; value: out tm);
9
11 procedure write (file f: ft; value: in tm);
12
13 procedure flush (file f: ft);
14
15 function endfile (file f: ft) return boolean;
```

Advanced Testbenches

process file_gaps (Discovery) Discovery description description description procession file_gaps.(Left in file_gaps.(Left in file_gaps.(Left in file)) procession read (file fif file) procession read (file fif file)) procession read (file fif file) procession read (file) procession read

The parameter f of the file type and the class file will be associated with the opened file.

File Operations

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testiny std.env

```
1 procedure file_open (
    status: out file_open_status;
2
    file f: ft;
3
    external_name: in string;
4
    open_kind: in file_open_kind := READ_MODE);
5
6
7 procedure file_close (file f: ft);
8
9 procedure read (file f: ft; value: out tm);
10
11 procedure write (file f: ft; value: in tm);
12
13 procedure flush (file f: ft);
14
15 function endfile (file f: ft) return boolean;
```

associated to open file

Advanced Testbenches

process file_pape (
 states of file_pape.()
 states of file_pape

name of the host file

external_name is the path to the file to be opened on the host system.

File Operations

HWMod WS24

Actv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testing std.env

```
1 procedure file_open (
  status: out file_open_status;
2
  file f: ft;
3
    external_name: in string;
4
    open_kind: in file_open_kind := READ_MODE);
5
6
7 procedure file_close (file f: ft);
8
9 procedure read (file f: ft; value: out tm);
10
11 procedure write (file f: ft; value: in tm);
12
13 procedure flush (file f: ft);
14
15 function endfile (file f: ft) return boolean;
```

−Advanced Testbenches └─File I/O └─File Operations

process file_pre (states) = file_press() states) = file_press() states) = file_press() press() = file_press() = file_press() press() = file_press() = file_press

Finally, the open_kind parameter defines the opening mode. Possible values are READ_MODE, WRITE_MODE and APPEND_MODE, as well as a mode for both, reading and writing, since VHDL 2019.

File Operations

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testin std.env

```
1 procedure file_open (
  status: out file_open_status;
2
  file f: ft;
3
    external_name: in string;
4
    open_kind: in file_open_kind := READ_MODE);
5
6
7 procedure file_close (file f: ft);
8
9 procedure read (file f: ft; value: out tm);
10
11 procedure write (file f: ft; value: in tm);
12
13 procedure flush (file f: ft);
14
15 function endfile (file f: ft) return boolean;
```

READ_MODE, WRITE_MODE APPEND_MODE 2019: READ_WRITE_MODE

−Advanced Testbenches └─File I/O └─File Operations

The file_close procedure is pretty self-explanatory, as it simply closes the given file. In general, most simulators will flush and close opened files at the end of the simulation. However, it is still highly recommended to manually close a file for several reasons. First, the standard does not require simulators to close opened files. Second, if the simulation terminates abruptly, for example due to a crash, you risk losing buffered but not yet written data. Furthermore, closing files that are no longer needed is more resource efficient and also mitigates mistakenly opening a still opened file again.

File Operations

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testin std.env

```
1 procedure file_open (
    status: out file_open_status;
2
    file f: ft;
3
    external_name: in string;
4
    open kind: in file open kind := READ MODE);
5
6
7 procedure file_close (file f: ft);
8
  procedure read (file f: ft; value: out tm);
9
11
  procedure write (file f: ft; value: in tm);
12
13 procedure flush (file f: ft);
14
15 function endfile (file f: ft) return boolean;
```

closes opened file

-Advanced Testbenches

The procedure called read also does exactly what its name suggests. That is, it returns the next element of the sequence of values contained in the file via the value parameter.

File Operations

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testing std.env

```
1 procedure file_open (
  status: out file_open_status;
2
3 file f: ft;
    external_name: in string;
4
    open_kind: in file_open_kind := READ_MODE);
5
6
7 procedure file_close (file f: ft);
8
                                                               reads next value
  procedure read (file f: ft; value: out tm);
9
10
11 procedure write (file f: ft; value: in tm);
12
13 procedure flush (file f: ft);
14
15 function endfile (file f: ft) return boolean;
```

─Advanced Testbenches └─File I/O └─File Operations

section file_gene (
 section if the section is setting)
 section if the section is setting
 section is setting
 section is setting
 section file_sizes (file f. fry)
 sections sector (file f. fry)
 sections that (file f. fry)

Likewise, the write procedure appends the passed value to the given file.

File Operations

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random TestIn std.env

```
1 procedure file_open (
2 status: out file_open_status;
3 file f: ft;
  external_name: in string;
4
    open_kind: in file_open_kind := READ_MODE);
5
6
7 procedure file_close (file f: ft);
8
                                                               appends value
  procedure read (file f: ft; value: out tm);
9
10
11 procedure write (file f: ft; value: in tm);
12
13 procedure flush (file f: ft);
14
15 function endfile (file f: ft) return boolean;
```

-Advanced Testbenches

process file_gaps (process file_gaps.) till(i); eff(); eff(); process relations(); process relation(); proc

A call to the flush procedure leads to all values previously appended to the file via the write procedure to be actually written to the file. It ensures that the effects of previous writes are not just held in a buffer but also actually committed to the file system.

File Operations

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testin std.env

```
1 procedure file_open (
    status: out file_open_status;
2
  file f: ft;
3
    external_name: in string;
4
    open_kind: in file_open_kind := READ_MODE);
5
6
7 procedure file_close (file f: ft);
8
  procedure read (file f: ft; value: out tm);
9
11 procedure write (file f: ft; value: in tm);
12
13 procedure flush (file f: ft);
14
15 function endfile (file f: ft) return boolean;
```

ensures buffered writes are actually carried out

-Advanced Testbenches

Finally, the endfile function can be used to determine if further values can be read from a file. It returns false for files in read-only mode if a call to the read procedure is able to read another value. For files in write-only mode it always returns true.

File Operations

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testin std.env

```
1 procedure file_open (
    status: out file_open_status;
2
  file f: ft;
3
    external_name: in string;
4
    open_kind: in file_open_kind := READ_MODE);
5
6
7 procedure file_close (file f: ft);
8
  procedure read (file f: ft; value: out tm);
9
11 procedure write (file f: ft; value: in tm);
12
13 procedure flush (file f: ft);
14
15 function endfile (file f: ft) return boolean;
```

returns true if read can read another value



As being restricted to reading and writing single values can be a bit cumbersome, the TextIO package provides type and subprogram declarations that allow formatted operation on text files.

Text IO Package



Types and subprograms for formatted operations on text files

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testir std.env Types and subprograms for formatted operations on text files

—Advanced Testbenches └─File I/O └─**Text IO Package**



The package essentially revolves around two types called line and text. Their declarations are shown on the slide.

Store S

Advanced Testbenches



The purpose of the access type line is to provide a dynamically resizable buffer for strings. We will see this in use later.

Constraints Types and subprograms for formatted operations on text files Image: State of Stat

5

—Advanced Testbenches └─File I/O └─**Text IO Package**

Types and subprograms for formatted operations on text files Revolves around two new types type illue is access string -- optimizing restriction buffer type text is file of entring -- text-file type The other type, text, is a file type with string as type mark.



─Advanced Testbenches └─File I/O └─Text IO Package



We want to stress that the TextIO package is solely for text-based files. Hence, it is not possible to read or write binary data using it. This becomes clear if we observe that both types are based on strings.


─Advanced Testbenches └─File I/O └─Text IO Package



The package further declares subprograms to read from and write to line buffers.



−Advanced Testbenches └─File I/O └─**Text IO Package**



The read procedure reads the line currently held by the given line buffer and provides the result via the value variable. Note that the procedure only reads the characters from the line until either the end of the line is reached, the amount of read characters surpasses the length of the value variable, or an invalid character is encountered. You can find details on this in the standard.

Stoppes S

─Advanced Testbenches └─File I/O └─Text IO Package



The so-called good parameter is optional and returns true if the read operation succeeded.



—Advanced Testbenches └─File I/O └─**Text IO Package**



The write procedure can be used to append formatted text to a line buffer



─Advanced Testbenches └─File I/O └─Text IO Package

using the optional justified and field parameters.





5

—Advanced Testbenches □File I/O □Text IO Package

Types and subprograms by formated operations on test files
 Reporter as count on one types ())
 () Type II is it and the string of th

The field parameter can be used to specify a desired field width for the appended string. If the desired field is shorter than the string, the length of the string is instead taken as field width. Therefore, the default value 0 has the effect of the field being exactly as long as the string.

Subprograms for formatted operations on text files I Type s and subprograms for formatted operations on text files I Type s and subprograms for formatted operations on text files I Revolves around two new types III type line is access string; -- dynamically resizable buffer type text is file of string; -- text-file type I Subprograms for formatted manipulation of line buffers procedure read(l: inout line; value: out <type>; good: out boolean); procedure write(l: inout line; value: in <type>; justified: in side:=right; field: in width:=0);

—Advanced Testbenches □File I/O □Text IO Package



Using the justified parameter one can then either right or left align the string within this field.



—Advanced Testbenches └─File I/O └─Text IO Package



Furthermore, the readline and writeline procedures read a line from a file into a buffer, respectively append the content of a buffer to a file as a new line.

Text IO Package Investigation Investigation</

└─Advanced Testbenches └─File I/O └─**Text IO Package**



Finally, we want to mention that the TextIO package provides further functionality in the form of procedures for reading and writing values of the type bit_vector in binary, octal or hexadecimal format. These subprograms can prove quite handy, as overloads for them are defined in various packages such as std_logic_1164 or numeric_std.

Text IO Package HWMod **WS24** Types and subprograms for formatted operations on text files Revolves around two new types type line is access string; -- dynamically resizable buffer type text is file of string; -- text-file type TextIO Subprograms for formatted manipulation of line buffers procedure read(l: inout line; value: out <type>; good: out boolean); procedure write(l: inout line; value: in <type>; justified: in side:=right; field: in width:=0); Subprograms for reading/writing line buffers to file procedure readline(file f: text; l: inout line); procedure writeline(file f: text; l: inout line); Further procedures [BINARY|OCTAL|HEX]_[READ|WRITE] for multiple types (e.g., bit_vector, std_[u]logic[_vector], [un]signed)

—Advanced Testbenches └─File I/O └─Read from file

Let us now have a look at an example where we want to read bytes given in hexadecimal format from a file into a std_ulogic_vector variable. The file and its content are shown on the slide.

Read from file

HWMod WS24

```
1 [...]
2 use std.textio.all;
3 [...]
4 begin
    main: process is
5
      file f : text open READ_MODE is "data.txt";
6
      variable 1 : line;
7
      variable x : std_ulogic_vector(7 downto 0);
8
    begin
9
      while not endfile(f) loop
10
11
         readline(f, l);
        hex_read(1, x);
12
13
         report to_string(x);
14
      end loop;
15
      file_close(f);
16
      wait;
17
    end process;
```

1	00		
2	11		
3	AA		

└─Advanced Testbenches └─File I/O └─**Read from file**

13

14

15 16

17

report to_string(x);

end loop; file_close(f);

end process;

wait;

initial control initial c

The first thing we do is including the TextIO package.

Read from file HWMod **WS24** 1 [...] 2 use std.textio.all; 3 [...] 4 begin 5 main: process is 00 1 6 file f : text open READ_MODE is "data.txt"; 2 11 7 variable 1 : line; Examples 3 AA 8 variable x : std_ulogic_vector(7 downto 0); begin 9 while not endfile(f) loop 10 11 readline(f, l); hex_read(1, x); 12

─Advanced Testbenches └─File I/O └─Read from file

| cm/s | cm/s

Next, we see something we have not mentioned before. Namely, we open the desired file in read mode directly at the declaration of a file instead of opening it later using the procedure previously mentioned.

Read from file

HWMod WS24

```
1 [...]
2 use std.textio.all;
3 [...]
4 begin
    main: process is
5
      file f : text open READ_MODE is "data.txt";
6
      variable 1 : line;
7
      variable x : std_ulogic_vector(7 downto 0);
8
    begin
9
      while not endfile(f) loop
10
11
         readline(f, l);
        hex_read(1, x);
12
13
         report to_string(x);
14
      end loop;
15
      file_close(f);
16
      wait;
17
    end process;
```

1	00	
2	11	
3	AA	

—Advanced Testbenches └─File I/O └─**Read from file**

We then create a variable of type line, acting as a buffer for the read values and one target variable for the read operation.

Read from file

HWMod WS24

```
1 [...]
2 use std.textio.all;
3 [...]
4 begin
5
    main: process is
6
      file f : text open READ_MODE is "data.txt";
7
      variable l : line;
      variable x : std_ulogic_vector(7 downto 0);
8
    begin
9
      while not endfile(f) loop
10
11
         readline(f, l);
        hex_read(1, x);
12
13
         report to_string(x);
14
      end loop;
15
      file_close(f);
16
      wait;
17
    end process;
```

1	00		
2	11		
3	AA		

—Advanced Testbenches └─File I/O └─Read from file

Finally, we read the file line by line until the end of the file is reached, where reading happens by using the previously introduced subprograms. The respective calls first read a line from the file into a buffer variable and then convert it from hexadecimal and assign the result to the target variable.

Read from file

HWMod WS24

```
1 [...]
2 use std.textio.all;
3 [...]
4 begin
    main: process is
5
      file f : text open READ_MODE is "data.txt";
6
      variable 1 : line;
7
      variable x : std_ulogic_vector(7 downto 0);
8
    begin
9
      while not endfile(f) loop
10
11
         readline(f, l);
12
         hex_read(1, x);
13
         report to_string(x);
      end loop;
14
15
      file_close(f);
16
      wait;
17
    end process;
```

1	00	
2	11	
3	AA	

Advanced Testbenches

1 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [...]
 [..]
 [..]
 [...]
 [

Lastly, the opened file is closed.

Read from file

HWMod WS24

```
1 [...]
2 use std.textio.all;
3 [...]
4 begin
5
    main: process is
6
      file f : text open READ_MODE is "data.txt";
7
      variable 1 : line;
8
      variable x : std_ulogic_vector(7 downto 0);
    begin
9
      while not endfile(f) loop
10
11
         readline(f, l);
        hex_read(1, x);
12
13
         report to_string(x);
14
      end loop;
      file_close(f);
15
16
      wait;
17
    end process;
```

1	00
2	11
3	AA

—Advanced Testbenches └─File I/O └─**Read from file**

	re and reario alla	
- 1	eq1a	
	main; process is	
	file f ; test open NEAD MODE is "data.tat";	1 60
	wariable 1 - lines	2 11
÷.	variable x ; and plosic vectors? downto ();	1.54
	beain	
	while not endfile(f) loop	
	readline (f. 1);	[]1 000000000
	hes readil, str	[]; 00010001
	report to stringisty	
	and locos	
	file close(f);	
	waits	
	and processes	

Simulating this code results in the output shown on the right, where all three values contained in the file are reported.

Read from file

HWMod WS24

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testing std.env

1	[]
2	use std.textio.all;
3	[]
4	begin
5	main: process is
6	<pre>file f : text open READ_MODE is "data.txt";</pre>
7	<pre>variable 1 : line;</pre>
8	<pre>variable x : std_ulogic_vector(7 downto 0);</pre>
9	begin
10	while not endfile(f) loop
11	<pre>readline(f, l);</pre>
12	<pre>hex_read(1, x);</pre>
13	<pre>report to_string(x);</pre>
14	end loop;
15	file_close(f);
16	wait;
17	end process;

[...]: 00000000 [...]: 00010001 [...]: 10101010

└─Advanced Testbenches └─File I/O └─**Example: VHDLDraw** show

We will now conclude the part about file operations by considering an example for writing to a file. In particular, we are looking at the show procedure of vhdldraw that creates a text-based image file.

Example: VHDLDraw show

```
HWMod
WS24
```

Adv. TB Motivation File I/O Access Types File Types TextIO Examples Random Testino std.env

```
1 procedure show(filename : string) is
2
    file f_img : text;
    variable img_line : line;
3
4
    [...] -- variables for color (r,g,b), width and height
5 begin
6
    file_open(f_img, filename, WRITE_MODE);
    swrite(img_line, "P3"); -- "string_write", c.f. standard
7
8
    writeline(f_img, img_line);
    [...] -- further writes for the image header
9
    for y in 0 to height-1 loop
10
11
     for x in 0 to width-1 loop
        c := frame(y, x);
12
13
        [...] -- set color variables r, q, b
        if x \neq 0 then
14
          swrite(img_line, " ");
15
16
        end if;
        swrite(img_line, to_string(r)&" "&to_string(g)&" "&to_string(b));
17
      end loop;
18
      writeline(f_img, img_line);
19
    end loop;
20
21
    file_close(f_imq);
```

22 end procedure;

Advanced Testbenches File I/O -Example: VHDLDraw show

ng : teat; img_line : line; s_open(f_ing, filename, WRITE_MODE))
fre(ing_line, "#1")) -- "string_write", o.f. stand
teline(f_ing, ing_line))
.... forther writes for the image harder

Just as in the previous example we start by declaring an object of the class file and type text, and a variable of type line. However, this time we are not opening the target file directly at the file declaration.

Example: VHDLDraw show

```
HWMod
WS24
```

```
Examples
```

```
1 procedure show(filename : string) is
2
    file f_img : text;
    variable img_line : line;
3
4
    [...] -- variables for color (r,g,b), width and height
5 begin
6
    file_open(f_img, filename, WRITE_MODE);
7
    swrite(img_line, "P3"); -- "string_write", c.f. standard
8
    writeline(f_img, img_line);
    [...] -- further writes for the image header
9
    for y in 0 to height-1 loop
10
11
     for x in 0 to width-1 loop
        c := frame(y, x);
12
13
        [...] -- set color variables r, q, b
14
        if x \neq 0 then
          swrite(img_line, " ");
15
16
        end if;
        swrite(img_line, to_string(r)&" "&to_string(g)&" "&to_string(b));
17
      end loop;
18
      writeline(f_img, img_line);
19
    end loop;
20
21
    file_close(f_imq);
```

22 end procedure;

└─Advanced Testbenches └─File I/O └─**Example: VHDLDraw** show

property functions = second is function = functions in the function of the function function = functions in the function of the function function = functions in the function of the function function = function = function = function functio

Instead, this is done in the procedure's statement body, using the file_open procedure. Note that we open the file in write mode.

Example: VHDLDraw show

```
HWMod
WS24
```

```
Adv. TB
Motivation
File I/O
Access Types
File Types
TextIO
Examples
Random Testing
std.env
```

```
1 procedure show(filename : string) is
2
    file f_img : text;
    variable img_line : line;
3
4
    [...] -- variables for color (r,g,b), width and height
5 begin
6
    file_open(f_img, filename, WRITE_MODE);
7
    swrite(img_line, "P3"); -- "string_write", c.f. standard
8
    writeline(f_img, img_line);
    [...] -- further writes for the image header
9
   for y in 0 to height-1 loop
10
11
     for x in 0 to width-1 loop
        c := frame(y, x);
12
13
        [...] -- set color variables r, q, b
        if x \neq 0 then
14
          swrite(img_line, " ");
15
16
        end if;
        swrite(img_line, to_string(r)&" "&to_string(g)&" "&to_string(b));
17
      end loop;
18
      writeline(f_img, img_line);
19
    end loop;
20
21
    file_close(f_imq);
```

22 end procedure;



The next thing the procedure does, is to write the special file header required by the particular image format we use. This is done first by writing to the line buffer and then appending it to the file.

Example: VHDLDraw show

```
HWMod
WS24
```

Examples

```
1 procedure show(filename : string) is
2
    file f_img : text;
    variable img_line : line;
3
4
    [...] -- variables for color (r,g,b), width and height
5 begin
6
    file_open(f_img, filename, WRITE_MODE);
    swrite(img_line, "P3"); -- "string_write", c.f. standard
7
8
    writeline(f_img, img_line);
    [...] -- further writes for the image header
9
    for y in 0 to height-1 loop
10
11
     for x in 0 to width-1 loop
        c := frame(y, x);
12
13
        [...] -- set color variables r, q, b
        if x /= 0 then
14
          swrite(img_line, " ");
15
16
        end if;
        swrite(img_line, to_string(r)&" "&to_string(g)&" "&to_string(b));
17
      end loop;
18
      writeline(f_img, img_line);
19
    end loop;
20
21
    file_close(f_imq);
22 end procedure;
```

Advanced Testbenches File I/O -Example: VHDLDraw show



Next, the red, green and blue color components of each pixel are written to the file.

Example: VHDLDraw show

```
HWMod
WS24
```

Examples

```
1 procedure show(filename : string) is
2 file f_img : text;
    variable img_line : line;
3
4
    [...] -- variables for color (r,g,b), width and height
5 begin
6
    file_open(f_img, filename, WRITE_MODE);
    swrite(img_line, "P3"); -- "string_write", c.f. standard
7
8
    writeline(f_img, img_line);
    [...] -- further writes for the image header
9
   for y in 0 to height-1 loop
10
     for x in 0 to width-1 loop
11
        c := frame(y, x);
12
13
        [...] -- set color variables r, q, b
        if x \neq 0 then
14
          swrite(img_line, " ");
15
16
        end if;
        swrite(img_line, to_string(r)&" "&to_string(g)&" "&to_string(b));
17
      end loop;
18
      writeline(f_img, img_line);
19
    end loop;
20
21
    file_close(f_imq);
22 end procedure;
```





After all pixels were written to the file, the procedure finishes by closing the file.

Example: VHDLDraw show

```
HWMod
WS24
```

Examples

```
1 procedure show(filename : string) is
2
   file f_img : text;
    variable img_line : line;
3
4
    [...] -- variables for color (r,g,b), width and height
5 begin
6
    file_open(f_img, filename, WRITE_MODE);
    swrite(img_line, "P3"); -- "string_write", c.f. standard
7
8
    writeline(f_img, img_line);
    [...] -- further writes for the image header
9
   for y in 0 to height-1 loop
10
11
     for x in 0 to width-1 loop
        c := frame(y, x);
12
13
        [...] -- set color variables r, q, b
        if x \neq 0 then
14
          swrite(img_line, " ");
15
16
        end if;
        swrite(img_line, to_string(r)&" "&to_string(g)&" "&to_string(b));
17
      end loop;
18
      writeline(f_img, img_line);
19
    end loop;
20
    file_close(f_imq);
21
```

−Advanced Testbenches └─Random Testing



Let us now talk about the support for random testing in VHDL. But first, we will address the question of why random testing is even required. In general, you are likely familiar with the problems involved in properly testing software. As these problems are inherent to verification though, they are also relevant for verifying hardware. In principle, we would of course like to exhaustively test our designs. That is, we want to ensure that for each possible input and system state the correct output is produced. This is illustrated by the image on the slide, which shows the overall test space, as a circle that contains all combinations of states and inputs that can occur during the proper operation of the design. For some of these combinations our design might behave erroneously, which is represented by the red dot. All tested combinations are shaded blue. Thus, we can clearly observe that exhaustive testing will find all bugs contained in a design. However, due to the testing effort growing exponentially in the state and input space, this quickly becomes infeasible even for simple systems.

HWMod	
WS24	

Adv. TB Motivation File I/O Random Testing std.env Exhaustive testing infeasible (exponential in state and input space)



─Advanced Testbenches └─Random Testing





An alternative is directed testing, where predefined stimuli are applied to the unit-under-test. This is only effective when detailed knowledge about the design and the specific scenarios to target is available, often resulting in the designers writing the tests themselves. However, this comes with an inherent limitation, as only bugs that are already anticipated can be found. In particular, designers are often aware of problematic parts of their designs and target these to find respective problems. Errors resulting from a designer misinterpreting the specification cannot be found using this method, as the designer will never create a test case that triggers this behavior. Furthermore, directed testing usually only covers a small part of the test space.

HWMod WS24

Adv. TB Motivation File I/O Random Testing std.env

- Exhaustive testing infeasible (exponential in state and input space)
- Directed Testing
 - Apply predefined stimuli
 - Requires solid knowledge of UUT
 - Only finds "anticipated" bugs

Test Space Bug Exhaustive



─Advanced Testbenches └─Random Testing



This is where random testing, as a complementary technique to directed testing, comes in handy. This testing approach involves applying randomly generated stimuli to the UUT. A key advantage of this is that bugs that are not expected by the designer can be uncovered. However, just blindly applying random stimuli is usually not of much use, as the overall test space might not be covered very well, or inputs that cannot even occur during the operation of the design are applied.

HWMod WS24

Adv. TB Motivation File I/O Random Testing std.env



─Advanced Testbenches └─Random Testing



Therefore, we typically bound the randomly generated inputs by specific constraints, ensuring that only meaningful and relevant random data is applied. This can achieve a better coverage of the test space and a higher testing efficiency. Let us continue by discussing how VHDL facilitates random testing.

HWMod WS24

Adv. TB Motivation File I/O Random Testing std.env



Advanced Testbenches

581

In VHDL, random testing can be implemented using the uniform procedure provided in the math_real package. This procedure takes two seed values and generates a pseudo-random real number in the interval of 0 and 1, excluding the interval border values.



─Advanced Testbenches └─Random Testing └─Random Testing in VHDL

uniform procedure of math_real package mathematical package

581

Internally, this procedure implements a particular pseudo-random-number-generator that mimics a uniform distribution of generated values. Using the two seeds, the generated sequence is controllable. This is not only paramount for reproducing test cases, but also allows easily changing the sequence of generated stimuli. Note that the procedure modifies the passed seed variables and that you should not manually change them after the first call to uniform.



─Advanced Testbenches └─Random Testing └─Random Testing in VHDL

uniform procedure of math_real package [5]
 ippredime infrar(privil) and information a

581

Note that uniform is the only built-in way to generate random values in VHDL. Therefore, we manually have to adapt the random floating point numbers for specific use cases, such as other types and ranges. We will now look at two examples.

Random Testing in VHDL 561 HWMdd W244 Image: State of the state of

─Advanced Testbenches └─Random Testing └─Random Testing in VHDL (cont'd)

Generation of random std_ulogic value impure function rand_mul return std_ulogic is variable rand : renig impure function random renig

The first example we consider is an impure function that pseudo-randomly generates a std_ulogic value of zero or one. The subprogram signature, as well as its declarative section, are shown on the slide. Inside this section, we declare a variable for the result of the random number generation. In addition to that, we require two seed variables to be visible within the scope of the procedure and that are initialized to some arbitrary value. Note that we cannot simply declare the seed variables in the function's declarative section as well, as they must keep their values between calls of the function.

HWMod WS24 Adv. TB Words Testing and the function functin functin function function functin functin function

Advanced Testbenches Random Testing Random Testing in VHDL (cont'd)

■ Generation of random std_ulogic value 1 impuse function rand_uul return std_ulogic is 2 variable rand : reni; 3 begin 4 uniform(seed1, seed2, rand);

Next, we use uniform to generate a pseudo-random real value, which will be contained in the variable rand.

Random Testing in VHDL (cont'd)

HWMod WS24

Adv. TB Motivation File I/O Random Testing std.env

■ Generation of random std_ulogic value

```
1 impure function rand_sul return std_ulogic is
2 variable rand : real;
3 begin
```

4 uniform(seed1, seed2, rand);

—Advanced Testbenches └─Random Testing └─Random Testing in VHDL (cont'd)

generation of random std_ulogic value
' impute function rand_wil intervented_blogic is
' bagis
' uliform(readl, readl, rand);
' uliform(readl, readl, rand);
' e seture '0';
' e seture '0;
' e seture '0

Based on this variable we can then either return a zero or a one. Next, let us look at how a random integer inside a certain interval can be generated based on uniform.

Random Testing in VHDL (cont'd)

HWMod WS24

Adv. TB Motivation File I/O Random Testing std.env

■ Generation of random std_ulogic value

```
1 impure function rand_sul return std_ulogic is
2 variable rand : real;
3 begin
4 uniform(seed1, seed2, rand);
5 if rand < 0.5 then
6 return '0';
7 end if;
8 return '1';
9 end function;</pre>
```

—Advanced Testbenches └─Random Testing └─Random Testing in VHDL (cont'd)

Concention of mandem static_ling() = value
 Import for static static

The respective subprogram takes two integer values, start and stop, which define the interval of the generated integer.

Random Testing in VHDL (cont'd)

HWMod WS24

Adv. TB Motivation File I/O Random Testing std.env

■ Generation of random std_ulogic value

```
1 impure function rand_sul return std_ulogic is
2 variable rand : real;
3 begin
4 uniform(seed1, seed2, rand);
5 if rand < 0.5 then
6 return '0';
7 end if;
8 return '1';
9 end function;</pre>
```

Generation of integer range

1 impure function rand_int(start, stop : integer) return integer is

—Advanced Testbenches └─Random Testing └─Random Testing in VHDL (cont'd)

Constitution of a conductive statution of the statution of th

We start by generating a random real number just as in the previous example.

Random Testing in VHDL (cont'd)

HWMod WS24

Adv. TB Motivation File I/O Random Testing std.env

Generation of random std_ulogic value

```
1 impure function rand_sul return std_ulogic is
2 variable rand : real;
3 begin
4 uniform(seed1, seed2, rand);
5 if rand < 0.5 then
6 return '0';
7 end if;
8 return '1';
9 end function;
■ Generation of integer range</pre>
```

```
1 impure function rand_int(start, stop : integer) return integer is
2 variable rand : real;
3 begin
4 uniform(seed1, seed2, rand);
```

─Advanced Testbenches └─Random Testing └─Random Testing in VHDL (cont'd)

s Concerns of models = (s, s) = value = value for each state of the state of the state = value for each state of the state of the state = value for each state of the state of the state of the state = value for each state of the st

We then scale this random number by the size of the interval plus one, offset it by the lower interval bound and subtract 0.5 before converting it to an integer.

Random Testing in VHDL (cont'd)

HWMod WS24

Adv. TB Motivation File I/O Random Testing std.env

Generation of random std_ulogic value

```
1 impure function rand_sul return std_ulogic is
       variable rand : real;
    2
   3 begin
     uniform(seed1, seed2, rand);
   4
     if rand < 0.5 then
   5
   6 return '0';
   7 end if;
    8 return '1';
    9 end function;
Generation of integer range
    1 impure function rand_int(start, stop : integer) return integer is
     variable rand : real;
    2
```

```
3 begin
4 uniform(seed1, seed2, rand);
5 return integer(rand * real(stop-start+1)+real(start)-0.5);
6 end function;
```

Advanced Testbenches -Random Testing Random Testing in VHDL (cont'd)

- Generation of random and unless a value impure function rand_sul return variable rand i real; edin smallh
i uniform(seed), seed2, rand);
i if rand < 0.5 then
i uniform(seed);</pre> Generation of interest range ngin uniform(seed), seed2, rand); return integer(rand + real(stop-start))+real(start)=0;

The plus one and minus 0.5, highlighted in red, are necessary to give the border values the same probability as the other values inside the interval. This works because VHDL rounds to the nearest integer when converting a real to an integer.

Random Testing in VHDL (cont'd)

HWMod **WS24**

Random Testing

4

Generation of random std ulogic value

```
1 impure function rand_sul return std_ulogic is
     variable rand : real;
    2
   3 begin
   4 uniform(seed1, seed2, rand);
     if rand < 0.5 then
   5
   6 return '0';
   7 end if;
    8 return '1';
    9 end function;
Generation of integer range
    1 impure function rand_int(start, stop : integer) return integer is
```

```
variable rand : real;
2
3 begin
   uniform(seed1, seed2, rand);
   return integer(rand * real(stop-start+1)+real(start)-0.5);
5
6 end function:
```


Finally, we briefly want to introduce the std.env package that is present since VHDL-2008. The purpose of this package is to provide an interface between VHDL and the simulation host.

Standard Environment Package

HWMod WS24

Adv. TB Motivation File I/O Random Testing std.env ■ VHDL-2008 defines env for interfacing between VHDL and host







—Advanced Testbenches └─std.env └─Standard Environment Package

 VHDL-2008 defines env for interfacing between VHDL and hos
stop and finish procedures for simulation termination procedure stop; 312

In the original version, supported by the tools, the package essentially consists of the two procedures stop and finish. Both procedures can be used to terminate a simulation. According to the standard, the difference is that finish does not allow the simulation to be continued after the procedure call, whereas stop only pauses the simulation, thus allowing it to be resumed. However, we have not seen the tools we use react differently to the two calls and will hence only use stop in this course. In a nutshell, as long as some process eventually calls the subprogram, your simulation terminates regardless of whether all signals are stable and all processes contain a wait statement. The slide shows the declaration of stop.



└─Advanced Testbenches └─std.env └─Standard Environment Package

312

To use the subprogram of the std.env package, you can either directly call it using std.env.stop, shown in the left code snippet, or by adding a use statement for the std.env package and then calling the subprogram using only its identifier. This is shown in the right code snippet.

─Advanced Testbenches └─std.env └─Standard Environment Package

WOL-2008 defines serve for interfacing between VHOL and host
store and finite processes to an interface of the server o

312

Finally, we want to give an outlook into the functionality provided by the 2019 version of the std.env package, which will likely be supported by tools in the future. In this version of VHDL, the package was significantly extended in order to provide useful types and functions for logging, like a datetime type and functions that get real-world timestamps from the host. Furthermore, the newest version of the package allows testbenches to manipulate the host file system, such as creating or deleting directories. In addition to that, there are also subprograms defined that allow to get meta information about simulations, like the VHDL and tool version, the name of the current file and more. While these are particularly noteworthy changes, the package comes with further functionality we did not mention here. As always, you can find details in the standard.



Thank you for listening! We recommend you to immediately take the self-check test in TUWEL, to see if you understood the material presented in this lecture.

HWMod WS24

Adv. TB Motivation File I/O Random Testing std.env

Lecture Complete!

Modified: 2025-03-08, 00:15 (b25118c)